

NARESH KUKKALA

HYDERABAD | Telangana | INDIA

Gmail: nareshkukkala633@gmail.com | Phone Number: 9392391663 | LinkedIn: linkedin.com/in/naresh-kukkala-0b7a1b302

PROFESSIONAL SUMMARY:

VLSI Design and Verification Engineer with hands-on experience in RTL Design and Functional Verification using Verilog, system Verilog, and UVM. Skilled in AMBA-APB and Ethernet protocol verification, testbench development, functional coverage, assertions, and debugging using QuestaSim. Passionate about delivering high-quality verification solutions.

SKILLS:

Technical skills: Verilog, System Verilog, UVM, PERL, C, Python, Oops.

Verification: Assertions(SVA), Functional Coverage, RAL, Self-checking Testbenches.

Protocols: AMBA APB, Ethernet.

Concepts: RTL Design, Verification Environment Development, Waveform Debugging, Electronics, Analog circuits, Computer Organization and Architecture.

EDA Tool: Questasim.

EXPERIENCE:

Moschip Academy of Silicon Systems and Technologies, Hyderabad.

RTL Design and Verification Trainee | Sep 2025-Mar 2026.

- Worked on RTL Design and Functional Verification using Verilog, System Verilog, and UVM.
- Developed self-checking testbenches and verification scenarios for APB and Ethernet.
- Implemented assertions and functional Coverage for protocol Verification.
- Performed simulation debugging and waveform analysis using Questasim.

PROJECTS:

APB-Based Ethernet Protocol Verification

- Verified Ethernet IP functionality using System Verilog and UVM.
- Developed self-checking testbench for APB read/write and Ethernet TX/RX operations.
- Implementations assertions and functional coverage for protocol validation.
- Performed waveform debugging and simulation analysis for Ethernet verification.

AMBA APB Protocol Verification

- Developed an APB master verification environment for slave verification.
- Implemented directed and self-checking test cases for APB transactions.
- Worked on assertions, protocol checks and coverage analysis.

Programmable up/down counter

- Designed a programmable up/down counter using Verilog HDL.
- Implemented RTL logic and verified functionality using directed testbench methodology.

8-bit Arithmetic Logic Unit (ALU)

- Designed and implemented an 8-bit programmable ALU using Verilog HDL.
- Verified arithmetic, logical, comparative, and code conversion operations.

Certifications:

- NPTEL ONLINE CERTIFICATION: Digital Design with Verilog-score:75%
- Acquired skills in Verilog HDL, RTL design, combinational & sequential circuits, FSM design, simulation, and hardware verification.

ACHIEVEMENTS:

- Gate qualified aspirant with AIR – 12100.

EDUCATION:

Bachelor of Technology - Electronics and communication Engineering - JNTUHUCEJ -2025 CGPA:7.47.

Inter - Alphores Junior College - Mathematics, Physics, Chemistry - 2021 - Marks:974

SSC -Tetrahedron Model School – 2019 – CGPA – 9.8.

DECLARATION:

I here declare that the above-mentioned information is true to the best of my knowledge and belief.