
# DIGITAL DESIGN

# Through Embedded Programming

G. V. V. Sharma



Copyright ©2022 by G. V. V. Sharma.

https://creative commons.org/licenses/by-sa/3.0/

 $\quad \text{and} \quad$ 

 $\rm https://www.gnu.org/licenses/fdl-1.3.en.html$ 

# **Contents**

Intro	oduction		ii
1 I	nstallation	n	1
1.1	Termux .		 1
1.2	Platformic	io	 2
1.3	Arduino D	Droid	 ę
2 5	Seven Segn	ment Display	5
2.1	Compone	ents	 Ę
	2.1.1	Breadboard	 Ę
	2.1.2	Seven Segment Display	 6
	2.1.3	Arduino	 6
2.2	Display Co	Control through Hardware	 6
	2.2.1	Powering the Display	 6
	2.2.2	Controlling the Display	 7
2.3	Display Co	Control through Software	 8
3 7	447		11
3.1	Componer	ents	 11
3.2	Hardware	<b>.</b>	 11

3.3	Software	12
3.4	Problems	14
4 H	Karnaugh Map	41
4.1	Introduction	41
4.2	Incrementing Decoder	41
4.3	Karnaugh Map	41
4.4	Dont Care	46
4.5	Don't Care Conditions	47
4.6	Problems	50
5 7	7474	81
5.1	Components	81
5.2	Decade Counter	81
5.3	Problems	83
6 F	Finite State Machine	101
6.1	The Decade Counter	101
6.2	Finite State Machine	101
6.3	Problems	102

# Introduction

This book introduces digital design through using the arduino framework.

## Chapter 1

## Installation

### 1.1. Termux

1. On your android device, install fdroid apk from

```
\rm https://www.f-droid.org/
```

- 2. Install Termux from apkpure
- 3. Install basic packages on termux

\_\_\_\_\_

4. Install Ubuntu on termux

proot—distro install ubuntu proot—distro login ubuntu

## 1.2. Platformio

1. Install Packages

apt update && apt upgrade									
apt install apt—utils build—essential cmake neovim									
apt install git wget subversion im	apt install git wget subversion imagemagick nano								
apt install avra avrdude $gcc$ -avr	avr-libc								
#	End Installing ubuntu on termux								
#	Installing python3 on termuxubuntu								
apt install python3—pip python3-	-numpy python3—scipy python3—matplotlib								
python3—mpmath python3—s	sympy python3—cvxopt								
#	End installing python3 on termuxubuntu								
#	Installing platformio on termuxubuntu								

python3 —m venv gvenv	
source gvenv/bin/activate	
pip3 install platformio	
# End installing python3 on termuxubuntu	

2. Execute the following on ubuntu

```
cd ide/piosetup/codes
pio run
```

3. Connect your arduino to the laptop/rpi and type

```
pio run —t nobuild —t upload
```

4. The LED beside pin 13 will start blinking

### 1.3. Arduino Droid

- 1. Install ArduinoDroid from apkpure
- 2. Open ArduinoDroid and grant all permissions
- 3. Connect the Arduino to your phone via USB-OTG
- 4. For flashing the bin files, in ArduinoDroid,

Actions—>Upload—>Upload Precompiled

then go to your working directory and select

pio/build/uno/firmwarehex

for uploading hex file to the Arduino Uno

5. The LED beside pin 13 will start blinking

### Chapter 2

# Seven Segment Display

We show how to control a seven segment display.

## 2.1. Components

Component	Value	Quantity
Breadboard		1
Resistor	$\geq 220\Omega$	1
Arduino	Uno	1
Seven Segment	Common	1
Display	Anode	
Jumper Wires		20

Table 2.1:

### 2.1.1. Breadboard

The breadboard can be divided into 5 segments. In each of the green segements, the pins are internally connected so as to have the same voltage. Similarly, in the central segments, the pins in each column are internally connected in the same fashion as the blue columns.

### 2.1.2. Seven Segment Display

The seven segment display in Fig. 2.2 has eight pins, a, b, c, d, e, f, g and dot that take an active LOW input, i.e. the LED will glow only if the input is connected to ground. Each of these pins is connected to an LED segment. The dot pin is reserved for the · LED.

#### 2.1.3. Arduino

The Arduino Uno has some ground pins, analog input pins A0-A3 and digital pins D1-D13 that can be used for both input as well as output. It also has two power pins that can generate 3.3V and 5V. In the following exercises, only the GND, 5V and digital pins will be used.

### 2.2. Display Control through Hardware

### 2.2.1. Powering the Display

1. Plug the display to the breadboard in Fig. 2.1 and make the connections in Table 2.2. Henceforth, all 5V and GND connections will be made from the breadboard.

Arduino	Breadboard
5V	Top Green
GND	Bottom Green

Table 2.2: Supply for Bread board

- 2. Make the connections in Table 2.3.
- 3. Connect the Arduino to the computer. The DOT led should glow.




Figure 2.1: Bread board connections

Breadboard		Display
5V	Resistor	COM
GND		DOT

Table 2.3: Connecting Seven segment display on Bread board

### 2.2.2. Controlling the Display

Fig. 2.3 explains how to get decimal digits using the seven segment display. GND=0.

- 1. Generate the number 1 on the display by connecting only the pins b and c to GND (=0). This corresponds to the first row of 2.4. 1 means not connecting to GND.
- 2. Repeat the above exercise to generate the number 2 on the display.
- 3. Draw the numbers 0-9 as in Fig. 2.3 and complete Table 2.4

a	b	c	d	e	f	g	decimal
0	0	0	0	0	0	1	0

Table 2.4:




Figure 2.2: Seven Segment pins

## 2.3. Display Control through Software

1. Make connections according to Table 2.5




Figure 2.3: Seven Segment connections

Arduino	2	3	4	5	6	7	8
Display	a	b	$\mathbf{c}$	d	e	f	g

Table 2.5:

2. Download the following code using the arduino IDE and execute

ide/sevenseg/codes/sevenseg/sevenseg.ino

3. Now generate the numbers 0-9 by modifying the above program.

## Chapter 3

## 7447

Here we show how to use the 7447 BCD-Seven Segment Display decoder to learn Boolean logic.

## 3.1. Components

Component	Value	Quantity
Resistor	220 Ohm	1
Arduino	UNO	1
Seven Segment Display		1
Decoder	7447	1
Jumper Wires	M-M	20
Breadboard		1

Table 3.1:

### 3.2. Hardware

1. Make connections between the seven segment display in Fig. 2.2 and the 7447 IC in Fig. 3.1 as shown in Table 3.2

7447	$\bar{a}$	$\bar{b}$	$\bar{c}$	$\bar{d}$	$\bar{e}$	$\bar{f}$	$\bar{g}$
Display	a	b	c	d	e	f	g

Table 3.2:

2. Make connections to the lower pins of the 7447 according to Table 3.3 and connect  $V_{CC}=5\mathrm{V}$ . You should see the number 0 displayed for 0000 and 1 for 0001.

D	C	В	A	Decimal
0	0	0	0	0
0	0	0	1	1

Table 3.3:




Figure 3.1:

3. Complete Table 3.3 by generating all numbers between 0-9.

### 3.3. Software

1. Now make the connections as per Table 3.4 and execute the following program

 $ide/7447/codes/gvv\_ard\_7447/gvv\_ard\_7447.cpp$ 

7447	D	$\mathbf{C}$	В	A
Arduino	5	4	3	2

Table 3.4:

Z	Y	X	W	D	C	В	A
0	0	0	0	0	0	0	1
0	0	0	1	0	0	1	0
0	0	1	0	0	0	1	1
0	0	1	1	0	1	0	0
0	1	0	0	0	1	0	1
0	1	0	1	0	1	1	0
0	1	1	0	0	1	1	1
0	1	1	1	1	0	0	0
1	0	0	0	1	0	0	1
1	0	0	1	0	0	0	0

Table 3.5: Truth table for incrementing Decoder.

In the truth table in Table 3.5, W, X, Y, Z are the inputs and A, B, C, D are the outputs. This table represents the system that increments the numbers 0-8 by 1 and resets the number 9 to 0 Note that D=1 for the inputs 0111 and 1000. Using <u>boolean</u> logic,

$$D = WXYZ' + W'X'Y'Z \tag{3.1}$$

Note that 0111 results in the expression WXYZ' and 1000 yields W'X'Y'Z.

2. The code below realizes the Boolean logic for B, C and D in Table 3.5. Write the logic for A and verify.

$$ide/7447/codes/inc\_dec/inc\_dec.ino$$

3. Now make additional connections as shown in Table 3.6 and execute the following code. Comment.

ide/7447/codes/ip\_inc\_dec/ip\_inc\_dec.cpp

**Solution:** In this exercise, we are taking the number 5 as input to the arduino and displaying it on the seven segment display using the 7447 IC.


	$\mathbf{Z}$	Y	X	W
Input	0	1	0	1
Arduino	9	8	7	6

#### Table 3.6:

- 4. Verify the above code for all inputs from 0-9.
- 5. Now write a program where
  - (a) the binary inputs are given by connecting to 0 and 1 on the breadboard
  - (b) incremented by 1 using Table 3.5and
  - (c) the incremented value is displayed on the seven segment display.
- 6. Write the truth table for the 7447 IC and obtain the corresponding boolean logic equations.
- 7. Implement the 7447 logic in the arudino. Verify that your arduino now behaves like the 7447 IC.

### 3.4. Problems

1. Obtain the Boolean Expression for the Logic circuit shown below (CBSE 2013)



2. Verify the Boolean Expression

(CBSE 2013)

$$A + C = A + A'C + BC \tag{3.2}$$

3. Draw the Logic Circuit for the following Boolean Expression

(CBSE 2015)

$$f(x, y, z, w) = (x' + y)z + w'$$
(3.3)

4. Verify the following

(CBSE 2015)

$$U' + V = U'V' + U'V + UV$$
 (3.4)

5. Draw the Logic Circuit for the given Boolean Expression

(CBSE 2015)

$$(U+V')W'+Z (3.5)$$

6. Verify the following using Boolean Laws

(CBSE 2015)

$$X + Y' = XY + XY' + X'Y'$$
 (3.6)

7. Write the Boolean Expression for the result of the Logic Circuit as shown in Fig. 3.2 (CBSE 2016)




Figure 3.2:

8. Draw the logic circuit of the following Boolean Expression using only NAND Gates. (CBSE 2017)

$$XY + YZ \tag{3.7}$$

9. Draw the Logic Circuit of the following Boolean Expression using only NOR Gates (CBSE 2017)

$$(A+B)(C+D) (3.8)$$

10. Draw the Logic Circuit of the following Boolean Expression (CBSE 2018)

$$(U'+V)(V'+W') (3.9)$$

11. Derive a Canonical POS expression for a Boolean function F, represented by Table 3.7 (CBSE 2019)

X	Y	Z	F(X,Y,Z)
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0

Table 3.7:

12. For the logic circuit shown in Fig.3.3, find the simplified Boolean expression for the output. (GATE EC 2000)





Figure 3.3:

13. Obtain the Boolean Expression for the Logic circuit shown below (GATE EC 1993)



 $14.\$  Implement Table  $3.8\ using XNOR$  logic.

(GATE EC 1993)

A	В	$\mathbf{Y}$	
0	0	1	
0	1	0	
1	0	0	
1	1	1	

Table 3.8:

15. For a binary half-sub-tractor having two inputs A and B, find the correct set of logical expressions for the outputs D (=A minus B) and X (=borrow). (GATE EC 1999)

16. Find X in the following circuit in Fig. 3.4

(GATE EC 2007)




Figure 3.4:

17. A logic circuit implements the boolean function F=X'.Y+X.Y'.Z'. It is found that the input combination X=Y=1 can never occur. Taking this into account, find a simplified expression for F.

(GATE IN 2007)




Figure 3.5:

19. Find the logic function implemented by the circuit given below in Fig. 3.6  $\,$  (GATE EC 2011)




Figure 3.6:

20. Find F in the Digital Circuit given in the figure below in Fig. 3.7. (GATE IN 2016)




Figure 3.7:

21. Find the logic function implemented by the circuit given below in Fig. 3.8  $\,$  (GATE EC 2017)




Figure 3.8:

22. Find the logic function implemented by the circuit given below in Fig. 3.9  $\,$  (GATE EC 2018)




Figure 3.9:

23. Find the logic function implemented by the circuit given below in Fig. 3.10  $\,$  (GATE EE 2018)




Figure 3.10:

24. Find the logic function implemented by the circuit given below in Fig. 3.11  $\,$  (GATE EE 2019)




Figure 3.11:

- 25. Let  $\oplus$  and  $\odot$  denote the Exclusive OR and Exclusive NOR operations, respectively. Which one of the following is NOT CORRECT ? 25 (GATE CS 2018)
  - (A)  $\overline{P \oplus Q} = P \odot Q$
  - (B)  $\overline{P} \oplus Q = P \odot Q$
  - (C)  $\overline{P} \oplus \overline{Q} = P \oplus Q$
  - (D)  $(P \oplus \overline{P}) \oplus Q = (P \odot \overline{P}) \odot \overline{Q}$
- 26. A Boolean digital circuit is composed using two 4-input multiplexers (M1andM2) and one 2-input multiplexer (M3) as shown in the figure. X0–X7 are the inputs of the multiplexers M1 and M2 and could be connected to either 0 or 1. The select lines of the multiplexers are connected to Boolean variables A, B and C as shown.(GATE CS2023,44)




Figure 3.12: Digital Circuit

Which one of the following set of values of (X0, X1, X2, X3, X4, X5, X6, X7) will realise the Boolean function  $\overline{A} + \overline{A}.\overline{C} + A.\overline{B}.C$ ?

(a) (1, 1, 0, 0, 1, 1, 1, 0)

- (b) (1, 1, 0, 0, 1, 1, 0, 1)
- (c) (1, 1, 0, 1, 1, 1, 0, 0)
- (d) (0, 0, 1, 1, 0, 1, 1, 1)
- 27. For the given digital circuit, A = B = 1. Assume that AND, OR, and NOT gates have propagation delays of 10ns,10ns, and 5ns respectively. All lines have zero propagation delay. Given that C = 1 when the circuit is turned on, the frequency of steady-state oscillation of the output Y is \_\_\_\_\_\_. (GATE IN 2023)




Figure 3.13: Image

- (a) 20MHz
- (b) 15MHz
- (c) 40MHz
- (d) 50MHz
- 28. Select the Boolean function(s) equivalent to x + yz, where x, y, and z are Boolean variables, and + denotes logical OR operation. (GATE EC 2022)
  - (A) x + z + xy

(B) 
$$(x+y)(x+z)$$

(C) 
$$x + xy + yz$$

(D) 
$$x + xz + xy$$

29. Which one of the following options is CORRECT for the given circuit? (GATE PHYSICS 2023)




Figure 3.14:

(A) 
$$P = 1$$
,  $Q = 1$ ;  $X = 0$ 

(B) 
$$P = 1$$
,  $Q = 0$ ;  $X = 1$ 

(C) 
$$P = 0, Q = 1; X = 0$$

(D) 
$$P = 0$$
,  $Q = 0$ ;  $X = 1$ 

30. In the circuit diagram shown below, the logic gates operate with a supply voltage of 1V. NAND and XNOR have 200ps and 400ps input-to-output delay, respectively.

At time t = T.A(t) = 0, B(t) = 1 and Z(t) = 0. When the inputs are changed to A(t) = 1, B(t) = 0 at t = 2T, a 1 V pulse is observed at Z, the pulse width of the 1V pulse is ps.

(GATE BM 2022)




Figure 3.15:

- (a) 100
- (b) 200
- (c) 400
- (d) 600
- 31. Consider a Boolean gate (D) where the output (Y) is related to the inputs (A) and (B) as, Y = A + B, where + denotes logical OR operation. The Boolean inputs '0' and '1' are also available separately. Using instances of only D gates and inputs '0' and '1', (select the correct option(s)).
  (GATE EC 2022)
  - (a) NAND logic can be implemented
  - (b) OR logic cannot be implemented
  - (c) NOR logic can be implemented

(d)	AND	logic	cannot	he	imn	lemented.
(u)	$\Delta M$	10210	Camillo	nc	шии	icilicilica.

32. Let R1 and R2 be two 4-bit registers that store numbers in 2's complement form. For the operation R1 + R2, which one of the following values of R1 and R2 gives an arithmetic overflow? (GATE CS 2022)

(a) 
$$R1 = 1011$$
 and  $R2 = 1110$ 


(b) 
$$R1 = 1100$$
 and  $R2 = 1010$ 

(c) 
$$R1 = 0011$$
 and  $R2 = 0100$ 

(d) 
$$R1 = 1001$$
 and  $R2 = 1111$ 

- 33. The maximmunm clock frequeccy in MHz of a 4-stage ripple counter, utilize flip-flops, with each flip-flop having a propagation delay of 20 ns, is \_\_\_\_\_\_.

  (round off to one decimal place) (GATE EE 20222)
- 34. The logic block shown has an output F given by \_\_\_\_\_ (GATE IN 2021)



- (a) A + B
- (b)  $A.\bar{B}$
- (c)  $A + \bar{B}$
- (d)  $\bar{B}$

35. Consider the following Boolean expression

$$F = (X + Y + Z)(\bar{X} + Y)(\bar{Y} + Z)$$

Which of the following Boolean expressions is/are equivalent to  $\overline{F}$  (complement of F)? (Gate CS 2021,42)

- (a)  $(\bar{X} + \bar{Y} + \bar{Z})(X + \bar{Y})(Y + \bar{Z})$
- (b)  $X\bar{Y} + \bar{Z}$
- (c)  $(X + \bar{Z})(\bar{Y} + \bar{Z})$
- (d)  $X\bar{Y} + Y\bar{Z} + \bar{X}\bar{Y}\bar{Z}$
- 36. The propagation delays of the XOR gate, AND gate and multiplexer (MUX) in the circut shown in the figure are 4ns, 2ns and 1ns, respectively. If all the inputs P, Q, R, S and T are applied simultaneously and held constant, the maximum propagation delay of the circuit is (GATE-EC2021,31)




Figure 3.16: circuit daigram

- (a) 3ns
- (b) 5ns
- (c) 6ns
- (d) 7ns
- 37. The above combination of logic gate represent the operation (GATE PH 2021)




Figure 3.17: combination circuit

- (a) OR
- (b) NAND
- (c) AND
- (d) NOR
- 38. Consider the boolean Function  $z\left(a,b,c\right)$  from below .





Figure 3.18: circuit diagram

(Gate CS-2020)

Which of the following minterm lists represent the circuit given above?

- (a)  $z = \Sigma(0, 1, 3, 7)$
- (b)  $z = \Sigma(1, 4, 5, 6, 7)$
- (c)  $z = \Sigma(2, 4, 5, 6, 7)$
- (d)  $z = \Sigma(2, 3, 5)$
- 39. In the latch circuit shown, the NAND gates have non-zero but unequal propagation delays. The present input condition is: P=Q=`0'. If the input condition is changed simultaneously to P=Q=`1', the outputs X and Y are



(a) 
$$X = '1', Y = '1'$$

(b) either 
$$X=`1',Y=`0'$$
 or  $X=`0',Y=`1'$ 

(c) either 
$$X=`1',Y=`1'$$
 or  $X=`0',Y=`0'$ 

(d) 
$$X = 0', Y = 0'$$

(GATE EC 2017)

40. Consider three 4-variable functions  $f_1, f_2,$  and  $f_3,$  which are expressed in sum-of-minterms as

$$f_1 = \sum (0, 2, 5, 8, 14), \quad f_2 = \sum (2, 3, 6, 8, 14, 15), \quad f_3 = \sum (2, 7, 11, 14)$$

For the following circuit with one AND gate and one XOR gate, the output function f can be expressed as: (GATE-CS2019,30)




Figure 3.19: Circuit Daigram

- (a)  $\sum (7, 8, 11)$
- (b)  $\sum (2,7,8,11,14)$
- (c)  $\sum (2,14)$
- (d)  $\sum (0,2,3,5,6,7,8,11,14,15)$
- 41. In the circuit shown, what are the values of F for EN=0 and EN=1, respectively? (GATE-EC2019,14)




Figure 3.20: Circuit Diagram

- (a) 0 and D
- (b) Hi Z and D
- (c) 0 and 1
- (d) Hi Z and  $\overline{D}$

42. In the circuit shown, A and B are the inputs and F is the output. What is the functionality of the circuit? (GATE-EC2019,15)




Figure 3.21: Circuit Diagram

- (a) Latch
- (b) XNOR
- (c) SRAM Cell
- (d) XOR

43. In the circuit shown below, assume that the comparators are ideal and all components have zero propagation delay. In one period of the input signal  $Vin=6\sin{(\omega t)}$ , the fraction of the time for which the output OUT is in logic HIGH is (GATE-IN2019,34)




Figure 3.22: Circuit Daigram

- (b)  $\frac{1}{2}$ (c)  $\frac{2}{3}$
- (d)  $\frac{5}{6}$
- 44. The figure below shows the ith full-adder block of a binary adder circuit.  $C_i$  is the input carry and  $C_{i+1}$  is the output carry of the circuit. Assume that each logic gate has a delay of 2 nanosecond, with no additional time delay due to the interconnecting wires. If the inputs  $A_i$ ,  $B_i$ ; are available and stable throughout the carry propagation, the maximum time taken for an input  $C_i$ , to produce a steady-state output  $C_{i+1}$  is (GATE-IN2019,22) \_ nanosecond.




Figure 3.23: Full Adder

45. The Boolean operation performed by the following circuit at the output O is \_\_\_\_\_ ( $GATE\ IN2020-12$ )




Figure 3.24: Circuit Diagram

(a) 
$$O = S_1 \oplus S_0$$

(b) 
$$O = S_1 \bullet \overline{S_0}$$

(c) 
$$O = S_1 + S_0$$

(d) 
$$O = S_0 \bullet \overline{S_1}$$

46. The chip select logic for a certain DRAM chip in a memory system design is shown below. Assume that the memory system has 16 address lines denoted by  $A_{15}$  to  $A_0$ . What is the range of addresses (in hexadecimal) of the memory system that can get enabled by the chip select (CS) signal? (GATE CS2019 – 2)

$$A_{14}^{15}$$
  $A_{14}^{13}$   $A_{12}^{12}$   $A_{12}^{12}$   $A_{12}^{12}$ 

Figure 3.25: Logic Diagram

- (a) C800 to CFFF
- (b) CA00 to CAFF
- (c) CA00 to C8FF
- (d) DA00 to DFFF
- 47. A  $6\frac{1}{2}$  digit time counter is set in the time period mode of operation and range is set as 'ns'. For an input signalthe time-counter displays 1000000. with the same input signal, The time countr is changed to 'frequency' mode of operation and the range is set as 'HZ'. The display will be show the number \_\_\_\_\_\_. (GATE IN2020 43)

## Chapter 4

# Karnaugh Map

#### 4.1. Introduction

We explain Karnaugh maps (K-map) by finding the logic functions for the incrementing decoder

## 4.2. Incrementing Decoder

The incrementing decoder takes the numbers  $0, \dots, 9$  in binary as inputs and generates the consecutive number as output The corresponding truth table is available in Table 3.5

## 4.3. Karnaugh Map

Using Boolean logic, output A in Table 3.5 can be expressed in terms of the inputs W, X, Y, Z as

$$A = W'X'Y'Z' + W'XY'Z' + W'X'YZ'$$

$$+ W'XYZ' + W'X'Y'Z \quad (4.1)$$

1. K-Map for A: The expression in (4.1) can be minimized using the K-map in Fig 4.1 In Fig 4.1, the <u>implicants</u> in boxes 0,2,4,6 result in W'Z' The implicants in boxes 0,8 result in W'X'Y' Thus, after minimization using Fig 4.2, (4.1) can be expressed as

$$A = W'Z' + W'X'Y' \tag{4.2}$$

Using the fact that

$$X + X' =$$

$$XX' = 0,$$

$$(4.3)$$

derive (4.2) from (4.1) algebraically

2. K-Map for B: From Table 3.5, using boolean logic,

$$B = WX'Y'Z' + W'XY'Z' + WX'YZ' + W'XYZ'$$
(4.4)

Show that (4.4) can be reduced to

$$B = WX'Z' + W'XZ' \tag{4.5}$$

using Fig 4.2

- 3. Derive (4.5) from (4.4) algebraically using (4.3)
- 4. K-Map for C: From Table 3.5, using boolean logic,

$$C = WXY'Z' + W'X'YZ' + WX'YZ' + W'XYZ'$$
(4.6)

Show that (4.6) can be reduced to




Figure 4.1: K-map for A

$$C = WXY'Z' + X'YZ' + W'YZ'$$
(4.7)

using Fig 4.3

5. Derive (4.7) from (4.6) algebraically using (4.3)

ZY	$W_{00}$	01	11	10
00	0		0	
01	0	1	0	1
11	0	0	0	0
10	0	0	0	0

Figure 4.2: K-map for  ${\cal B}$ 

6. K-Map for D: From Table 3.5, using boolean logic,

$$D = WXYZ' + W'X'Y'Z \tag{4.8}$$

7. Minimize (4.8) using Fig 4.4




Figure 4.3: K-map for C

8. Execute the code in

 $ide/7447/codes/inc\_dec/inc\_dec.cpp$ 

and modify it using the K-Map equations for A,B,C and D Execute and verify

9. Display Decoder: Table 4.1 is the truth table for the display decoder in Fig. 3.1. Use K-maps to obtain the minimized expressions for a, b, c, d, e, f, g in terms of A, B, C, D




Figure 4.4: K-map for D

with and without don't care conditions

## 4.4. Dont Care

We explain Karnaugh maps (K-map) using don't care conditions

D	С	В	A	a	b	c	d	e	f	g	Decima
0	0	0	0	0	0	0	0	0	0	1	0
0	0	0	1	1	0	0	1	1	1	1	1
0	0	1	0	0	0	1	0	0	1	0	2
0	0	1	1	0	0	0	0	1	1	0	3
0	1	0	0	1	0	0	1	1	0	0	4
0	1	0	1	0	1	0	0	1	0	0	5
0	1	1	0	0	1	0	0	0	0	0	6
0	1	1	1	0	0	0	1	1	1	1	7
1	0	0	0	0	0	0	0	0	0	0	8
1	0	0	1	0	0	0	1	1	0	0	9

Table 4.1: Truth table for display decoder.

## 4.5. Don't Care Conditions

- 1. Don't Care Conditions: 4 binary digits are used in the incrementing decoder in Table 4.1 However, only the numbers from 0-9 are used as input/output in the decoder and we don't care about the numbers from 0-5 This phenomenon can be addressed by revising the truth table in Table 4.1 to obtain Table 4.2
- 2. The revised K-map for A is available in Fig 4.5. Show that

$$A = W' \tag{4.9}$$

3. The revised K-map for B is available in Fig 4.6 Show that

$$B = WX'Z' + W'X \tag{4.10}$$

Z	Y	X	W	D	C	В	A
0	0	0	0	0	0	0	1
0	0	0	1	0	0	1	0
0	0	1	0	0	0	1	1
0	0	1	1	0	1	0	0
0	1	0	0	0	1	0	1
0	1	0	1	0	1	1	0
0	1	1	0	0	1	1	1
0	1	1	1	1	0	0	0
1	0	0	0	1	0	0	1
1	0	0	1	0	0	0	0
1	0	1	0	-	-	-	-
1	0	1	1	-	-	-	-
1	1	0	0	-	-	_	_
1	1	0	1	-	-	-	-
1	1	1	0	-	-	-	_
1	1	1	1	-	-	-	-

Table 4.2:

4. The revised K-map for C is available in Fig 4.7 Show that

$$C = X'Y + W'Y + WXY' (4.11)$$

5. The revised K-map for D is available in Fig 4.8 Show that

$$D = W'Z + WXY \tag{4.12}$$

6. Verify the incrementing decoder with don't care conditions using the arduino




Figure 4.5: K-map for A with don't cares

- 7. Display Decoder: Use K-maps to obtain the minimized expressions for a, b, c, d, e, f, g in terms of A, B, C, D with don't care conditions
- 8. Verify the display decoder with don't care conditions using arduino




Figure 4.6: K-map for B with don't cares

## 4.6. Problems

1. Obtain the Minimal Form for the Boolean Expression (CBSE 2013)

$$H(P,Q,R,S) = \sum_{i=1}^{n} (0,1,2,3,5,7,8,9,10,14,15)$$
(4.13)

2. Write the POS form for the function G shown in Table 4.3. (CBSE 2013)




Figure 4.7: K-map for C with don't cares

3. Reduce the following Boolean Expression to its simplest form using K-Map  $\,$  (CBSE 2015)

$$F(X, Y, Z, W) = (0, 1, 4, 5, 6, 7, 8, 9, 11, 15)$$

$$(4.14)$$

4. Derive a Canonical POS expression for a Boolean function F, represented by the




Figure 4.8: K-map for D with don't cares

following truth table  $(CBSE\ 2015)$ 

5. (CBSE 2015) Reduce the following Boolean Expression to its simplest form using K-map

$$F(X, Y, Z, W) = \sum_{i=0}^{\infty} (0, 1, 6, 8, 9, 10, 11, 12, 15)$$
(4.15)

U	V	W	G
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

Table 4.3:

X	Y	Z	F
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

Table 4.4:

6. Reduce the following Boolean Expression to its simplest form using K-map. (CBSE 2016)

$$F(X, Y, Z, W) = \sum_{i=0}^{\infty} (2, 6, 7, 8, 9, 10, 11, 13, 14, 15)$$
(4.16)

7. Derive a Canonical POS expression for a Boolean function F, represented in Table 4.5 (CBSE 2016)

Р	Q	R	F(P, Q, R)
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

Table 4.5:

8. Verify the following

(CBSE 2016)

$$A' + B'C = A'B'C' + A'BC' + A'BC + A'B'C + AB'C$$
(4.17)

9. Reduce the following boolean expression to it's simplest form using K-Map (CBSE 2017)

$$F(X, Y, Z, W) = \sum (0, 1, 2, 3, 4, 5, 10, 11, 14) \tag{4.18}$$

10. Reduce the following Boolean Expression to its simplest form using K-Map. (CBSE 2017)

$$E(U, V, Z, W) = (2, 3, 6, 8, 9, 10, 11, 12, 13)$$

$$(4.19)$$

- 11. Derive a canonical POS expression for a Boolean function G, represented by Table 4.6 (CBSE 2017)
- 12. Derive a canonical POS expression for a Boolean function FN, represented by Table

X	Y	$\mathbf{Z}$	G(X,Y,Z)
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1

Table 4.6:

4.7. (CBSE 2018)

X	Y	$\mathbf{Z}$	FN(X,Y,Z)
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

Table 4.7:

13. Reduce the following Boolean expression in the simplest form using K-Map.

$$F(P,Q,R,S) = \sum_{i=0}^{\infty} (0,1,2,3,5,6,7,10,14,15)$$
(4.20)

(CBSE 2019)

14. Fig. 4.9 below shows a muliplexer where S0 and S1 are the select lines, I0 to I3 are the input lines, EN is the enable line and F(P,Q,R) is the output. Find the boolean

expression for output F as function of inputs P,Q,R using K-map. (GATE EC 2020)




Figure 4.9:

15. The four variable function f is given in terms of min-terms as

$$f(A, B, C, D) = \sum m(2, 3, 8, 10, 11, 12, 14, 15)$$
(4.21)

Using the K-map minimize the function in the sum of products form. (GATE EC 1991)

16. Find the logic realized by the circuit in Fig. 4.10.

(GATE EC 1992)




Figure 4.10:

- 17. A combinational circuit has three inputs A, B and C and an output F. F is true only for the following input combinations. (GATE EC 1992)
  - (a) A is false and B is true
  - (b) A is false and C is true
  - (c) A, B and C are all false
  - (d) A, B and C are all true
  - (a) Write the truth table for F. use the convention, true = 1 and false = 0.

- (b) Write the simplified expression for F as a Sum of Products.
- (c) Write the simplified expression for F as a product of Sums.
- 18. Draw the logic circuit for Table 4.8 using only NOR gates. (GATE EC 1993)

$\mathbf{C}$	В	A	$\mathbf{Y}$
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

Table 4.8:

19. Implement the following Boolean function in a 8x1 multiplexer. (GATE EC 1993)

$$Q = BC + ABD' + A'C'D \tag{4.22}$$

20. Minimize the following Boolean function in 4.23.

$$F = A'B'C' + A'BC' + A'BC + ABC'$$
(4.23)

21. Find the Boolean expression for Table 4.9. (GATE EC 2005)

22. Minimize the logic function represented by the following Karnaugh map. (CBSE

A	В	C	X
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

Table 4.9:

2021)

23. Find the output for the Karnaugh map shown below  $\ensuremath{PQ}$ 

(GATE EE 2019)

24. The propogation delays of the XOR gate, AND gate and multiplexer (MUX) in the

circuit shown in the Fig. 4.11 are 4 ns, 2 ns and 1 ns, respectively. If all the inputs P, Q, R, S and T are applied simultaneously and held constant, the maximum propogation delay of the circuit is (Gate EC-2021)

- (a) 3 ns
- (b) 5 ns
- (c) 6 ns
- (d) 7 ns




Figure 4.11:

25. Consider the 2-bit multiplexer(MUX) shown in the figure. For output to be the XOR of R and S, the values for W, X, Y and Z are ? (GATE EC-2022)

(a) 
$$W = 0, X = 0, Y = 1, Z = 1$$

(b) 
$$W = 1, X = 0, Y = 1, Z = 0$$




Figure 4.12:

(c) 
$$W = 0, X = 1, Y = 1, Z = 0$$

(d) 
$$W = 1, X = 1, Y = 0, Z = 0$$

26.  $A = a_1 a_0$  and  $B = b_1 b_0$  are two 2-bit unsigned binary numbers. If  $F(a_1, a_0, b_1, b_0)$  is a Boolean function such that F = 1 only when A > B, and F = 0 otherwise, then F can be minimized to the form \_\_\_\_\_. (GATE IN-2022)

27. The logic block shown has an output F given by \_\_\_\_\_. (GATE IN 2022)




Figure 4.13: Circuit

- (a) A + B
- (b)  $A.\bar{B}$
- (c)  $A + \bar{B}$
- (d)  $\bar{B}$
- 28. A  $4 \times 1$  multiplexer with two selector lines is used to realize a Boolean function F having four Boolean variables X, Y, Z, and W as shown below.  $S_0$  and  $S_1$  denote the least significant bit (LSB) and most significant bit (MSB) of the selector lines of the multiplexer, respectively.  $I_0, I_1, I_2, I_3$  are the input lines of the multiplexer.




Figure 4.14:  $4 \times 1$  multiplexer

(GATE IN-2021)

The canonical sum of product representation of F is:

(A) 
$$F(X, Y, Z, W) = \Sigma m(0, 1, 3, 14, 15)$$

(B) 
$$F(X, Y, Z, W) = \Sigma m(0, 1, 3, 11, 14)$$

(C) 
$$F(X, Y, Z, W) = \Sigma m(2, 5, 9, 11, 14)$$

(D) 
$$F(X, Y, Z, W) = \Sigma m(1, 3, 7, 9, 15)$$

29. The output expression for the Karnaugh map shown below is (GATE EE 2019)

\ PQ	)			
RS	00	01	11	10
00	0	1	1	0
01	1	1	1	1
11	1	1	1	1
10	0	0	0	0

Figure 4.15:

- (a) QR'+S
- (b) QR+S
- (c) QR'+S'
- (d) QR+S'
- 30. In the circuit shown below , X and Y are digital inputs, and Z is a digital output. The quivalent circuit is a  $$({\rm GATE\ EE\ 2019})$$




Figure 4.16:

(a) NAND gate

- (b) NOR gate
- (c) XOR gate
- (d) XNOR gate
- 31. The output F of the digital circuit shown can be written in the form(s)\_\_\_\_\_\_(GATE IN 2022)




Figure 4.17:

- (a)  $\overline{A \cdot B}$
- (b)  $\overline{A} + \overline{B}$
- (c)  $\overline{A+B}$
- (d)  $\overline{A} \cdot \overline{B}$
- 32. If  $X = X_1X_0$  and  $Y = Y_1Y_0$  are 2-bit binary numbers. The Boolean function S that satisfies the condition "If X > Y, then S = 1", in its minimized form, is?
  - (a)  $X_1Y_1 + X_0Y_0$
  - (b)  $X_1\overline{Y_1} + X_0\overline{Y_0Y_1} + X_0\overline{Y_0}X_1$
  - (c)  $X_1\overline{Y_1}X_0\overline{Y_0}$
  - (d)  $X_1Y_1 + X_0\overline{Y_0}Y_1 + X_0\overline{Y_0}X_1$

(GATE IN 2019)

33. The figure below shows the  $i^{th}$  full-adder block of a binary adder circuit.  $C_i$  is the input carry and  $C_{i+1}$  is the output carry of the circuit. Assume that each logic gate has a delay of 2 nanosecond, with no additional time delay due to the interconnecting wires. Of the inputs  $A_i$ ,  $B_i$  are available and stable throughout the carry propagation, the maximum time taken for an input  $C_i$  to produce a steady-state output  $C_{i+1}$  is \_\_\_\_\_\_ nanosecond. (GATE IN 2019)




Figure 4.18:

34. The Product of sun expression of a Boolean function F(A, B, C) three variables is given by

$$F(A,B,C) = (A+B+\overline{C}) \times (A+\overline{B}+\overline{C}) \times (\overline{A}+B+C) \times (\overline{A}+\overline{B}+\overline{C}) \quad (4.24)$$

The canonical sum of product expression of F(A, B, C) is given by

(a) 
$$\overline{AB}C + \overline{A}BC + A\overline{BC} + ABC$$

(b) 
$$\overline{ABC} + \overline{A}B\overline{C} + A\overline{B}C + AB\overline{C}$$

(c) 
$$AB\overline{C} + A\overline{BC} + \overline{A}BC + \overline{ABC}$$

(d) 
$$\overline{ABC} + \overline{ABC} + AB\overline{C} + ABC$$

(GATE IN 2018)

35. A four-variable Boolean function is realized using  $4 \times 1$  multiplexers as shown in the figure.




Figure 4.19:

The minimized expression for

(a) 
$$(UV + \bar{U}\bar{V})\bar{W}$$

(b) 
$$(UV + \bar{U}\bar{V})(\bar{W}\bar{X} + \bar{W}X)$$

(c) 
$$(U\bar{V} + \bar{U}V)\bar{W}$$

(d) 
$$(U\bar{V} + \bar{U}V)(\bar{W}\bar{X} + \bar{W}X)$$

(GATE EC 2018)

36. A function F(A, B, C) defined by three Boolean variables A, B and C when expressed as sum of products is given by

 $F = (\overline{A} \cdot \overline{B} \cdot \overline{C}) + (\overline{A} \cdot B \cdot \overline{C}) + (A \cdot \overline{B} \cdot \overline{C})$  where,  $\overline{A}, \overline{B}$  and  $\overline{C}$  are the complements of the respective variables. The product of sums (POS) form of the function F is

(A) 
$$(A+B+C)\cdot (A+\overline{B}+C)\cdot (\overline{A}+B+C)$$

(B) 
$$(\overline{A} + \overline{B} + \overline{C}) \cdot (\overline{A} + B + \overline{C}) \cdot (A + \overline{B} + \overline{C})$$

(C) 
$$(A+B+\overline{C})\cdot(A+\overline{B}+\overline{C})\cdot(\overline{A}+B+\overline{C})\cdot(\overline{A}+\overline{B}+C)\cdot(\overline{A}+\overline{B}+C)$$

(D) 
$$(\overline{A} + \overline{B} + C) \cdot (\overline{A} + B + C) \cdot (A + \overline{B} + C) \cdot (A + B + \overline{C}) \cdot (A + B + C)$$

 $(GATE\ EC\ 2018)$ 

37. In the Karnaugh map shown below, X denotes a don't care term. What is the minimal form of the function represented by the Karnaugh map?

		ba								
		00	01	11	10					
cd	00	1	1	0	1					
	01	X	0	0	0					
	11	X	0	0	0					
	10	1	1	0	X					

(A) 
$$b'd' + a'd'$$


(B) 
$$a'b' + b'd' + a'bd'$$

(C) 
$$b'd' + a'bd'$$

(D) 
$$a'b' + b'd' + a'd'$$

(GATE EC 2008)


38. In the circuit shown below, assume that the comparators are ideal and all components have zero propagation delay. In one period of the input signal Vin=6sin(wt), the fraction of the time which the output OUT is in login state HIGH



- (a)  $\frac{1}{12}$
- (b)  $\frac{1}{2}$
- (c)  $\frac{2}{3}$
- (d)  $\frac{5}{6}$

(GATE EC 2018)

39. The Boolean function F(X,Y) realized by the given circuit is



- (a)  $\bar{X}Y + X\bar{Y}$
- (b)  $\bar{X}\bar{Y} + XY$

- (c) X + Y
- (d)  $\bar{X}.\bar{Y}$


(GATE IN 2019)

40. Consider the minterm list form of a Boolean function given below.

$$F(P, Q, R, S) = \sum m(0, 2, 5, 7, 9, 11) + d(3, 8, 10, 12, 14)$$

Here, denotes a minterm and denotes a don't care term. The number of essential prime implicants of the function is (GATE CS 2018)

41. In the circuit shown below, P and Q are the inputs. The logical function realized by the circuit shown below



(a) Y=PQ

- (b) Y=P+Q
- (c)  $Y = \overline{PQ}$
- (d)  $Y = \overline{P + Q}$

(GATE EC2023,23)




Figure 4.20: k-maps

Fig. 1

- (a) P = 1, Q = 1; X = 0
- (b) P = 1, Q = 0; X = 0
- (c) P = 0, Q = 1; X = 0
- (d) P = 0, Q = 0; X = 1

(GATE PH2023,24)

42. Consider the 2-bit multiplexer(MUX) shown in the figure. For OUTPUT to be the XOR of C and D, th values for  $A_0, A_1, A_2$  and  $A_3$  are \_\_\_\_ (GATE EC 2022)




Figure 4.21: MUX

(A) 
$$A_0 = 0, A_1 = 0, A_2 = 1, A_3 = 1$$

(B) 
$$A_0 = 1, A_1 = 0, A_2 = 1, A_3 = 0$$

(C) 
$$A_0 = 0, A_1 = 1, A_2 = 1, A_3 = 0$$

(D) 
$$A_0 = 1, A_1 = 1, A_2 = 0, A_3 = 0$$

43. The simplified form of the Boolean function

 $F(W,X,Y,Z) = \sum (4,5,10,11,12,13,14,15)$  with the minimum number of terms and smallest number of literals in each terms is \_\_\_\_\_

(a) 
$$WX + \bar{W}X\bar{Y} + W\bar{X}Y$$

(b) 
$$WX + WY + X\bar{Y}$$

(c) 
$$X\bar{Y} + WY$$

(d) 
$$\bar{X}Y + \bar{W}\bar{Y}$$

(GATE IN 2023)

- 44. Q, R, S are Boolean variables  $\oplus$  and is the XOR operator. Select the CORRECT option(s).
  - (a)  $(Q \oplus R) \oplus S = Q \oplus (R \oplus S)$
  - (b)  $(Q \oplus R) \oplus S = 0$  when any of the Boolean variables (Q, R, S) are 0 and the third variable is 1
  - (c)  $(Q \oplus R) \oplus S = 1$  when Q = R = S = 1
  - (d)  $((Q \oplus R) \oplus (R \oplus S)) \oplus (Q \oplus S) = 1$

(Gate BM 2023)

45. The output F of the digital circuit shown can be written in the form(s)\_\_\_\_\_





Figure 4.22:

(a)  $\overline{A.B}$ 






Figure 4.23:

- (A) 01
- (B) 10
- (C) 00
- (D) 11
- 49. Match the Boolean expression with its minimal realization. (GATE BM 2020)

	Boolean expression		Minimal realization
P	$ar{X}ar{Y}ar{Z} + ar{X}Yar{Z} + ar{X}YZ$	K	X(Y+Z)
Q	$XYZ + X\bar{Y}Z + XY\bar{Z}$	L	$\bar{X}(Y+\bar{Z})$
R	$XY + XYZ + XY\bar{Z} + \bar{X}YZ$	M	Z
S	$\bar{X}\bar{Y}Z + \bar{X}YZ + X\bar{Y}Z + XYZ$	N	Y(X+Z)

(A) 
$$P - K$$
,  $Q - L$ ,  $R - N$ ,  $S - M$ 

(B) 
$$P - L$$
,  $Q - K$ ,  $R - N$ ,  $S - M$ 

(C) 
$$P - L$$
,  $Q - N$ ,  $R - M$ ,  $S - K$ 

(D) 
$$P - M, Q - K, R - L, S - N$$

50. A  $4 \times 1$  multiplexer with two selector lines is used to realize a Boolean function F having four Boolean variables X, Y, Z and W as shown below.  $S_0$  and  $S_1$  denote the least significant bit (LSB) and most significant bit (MSB) of the selector lines of the multiplexer respectively.  $I_0, I_1, I_2, I_3$  Is are the input lines of the multiplexer. (GATE-IN2021,35)

Figure 4.24: Multiplexer

The canonical sum of product representations of F is

(a) 
$$F(X, Y, Z, W) = \sum m(0, 1, 3, 14, 15)$$

(b) 
$$F(X, Y, Z, W) = \sum m(0, 1, 3, 11, 14)$$

(c) 
$$F(X, Y, Z, W) = \sum m(2, 5, 9, 11, 14)$$

(d) 
$$F(X, Y, Z, W) = \sum m(1, 3, 7, 9, 15)$$

51. The output expression for the Karnaugh map shown below is (GATE-EE2019,35)

		PQ								
		00	01	11	10					
	00	0	1	1	0					
RS	01	1	1	1	1					
KS	11	1	1	1	1					
	10	0	0	0	0					

Figure 4.25: K-MAP

(a) 
$$Q\overline{R} + S$$

(b) 
$$Q\overline{R} + \overline{S}$$

(c) 
$$QR + S$$

(d) 
$$QR + \overline{S}$$

52. The Boolean expression for the shaded regions as shown in the figure is \_\_\_\_\_\_.

$$(GATE\ IN2020-11)$$




Figure 4.26: Venn Diagram

(a) 
$$(A+B) \bullet (\overline{A} + \overline{B})$$

(b) 
$$(A + \overline{B}) \bullet (\overline{A} + B)$$

(c) 
$$(\overline{A} + B) \bullet (\overline{A} + \overline{B})$$

(d) 
$$(\overline{A} + \overline{B}) \bullet (A + \overline{B})$$

## Chapter 5

# 7474

We show how to use the 7474 D-Flip Flop ICs in a sequential circuit to realize a decade counter.

## 5.1. Components

Component	Value	Quantity			
Breadboard		1			
Resistor	$\geq 220\Omega$	1			
Arduino	Uno	1			
Seven Segment	Common	1			
Display	Anode				
Decoder	7447	1			
Flip Flop	7474	2			
Jumper Wires		20			

Table 5.1:

### 5.2. Decade Counter

1. Generate the CLOCK signal using the **blink** program.

		INP	UT		OUTPUT										
	W	X	Y	Z	A	В	С	D	CLO	CLOCK		$\int$ 5V			
	D6	D7	D8	D9	D2	D3	D4	D5	D13						
Ar-															
duin	О														
	5	9			2	12					1	4	10	13	
7474	:								CLK	1CLK	2				
			5	9			2	12			1	4	10	13	
7474									CLK	1CLK	2				
					7	1	2	6					16		
7447															

Table 5.2:

2. Connect the Arduino, 7447 and the two 7474 ICs according to Table 5.2 and Fig. 5.2. The pin diagram for 7474 is available in Fig. 5.1




Figure 5.1:

3. Realize the decade counter in Fig. 5.2.

#### 5.3. Problems

- 1. A counter is constructed with three D flip-flops. The input-output pairs are named  $(D_0,Q_0),\,(D_1,Q_1),\,$  and  $(D_2,Q_2),\,$  where the subscript 0 denotes the least significant bit. The output sequence is desired to be the Gray-code sequence 000,001,011,010,110,111,100 and  $100,\,$  repeating periodically. Note that the bits are listed in the  $Q_2,Q_1,Q_0$  format. The combinational logic expression for  $D_1$  is (GATE-EE2021,37)
  - (a)  $Q_2Q_1Q_0$
  - (b)  $Q_2Q_0 + Q_1\bar{Q_0}$
  - (c)  $\bar{Q}_2Q_0 + Q_1\bar{Q}_0$
  - (d)  $Q_2Q_1 + \bar{Q_2}\bar{Q_1}$
- 2. The propagation delay of the exclusive- OR(XOR) gate in the circuit in the figure is 3 ns. The propagation delay of all the flip-flops is assumed to be zero. The Clock(clk) frequency provided to the circuit is 500 MHz.





Figure 5.3: Propagation Delay

Starting from the initial value of the flip-flop outputs Q2Q1Q0 = 111 with D2 = 1, the minimum number of triggering clock edges after which the flip-flop outputs Q2Q1Q0 becomes 1 0 0 (in integer) is \_\_\_\_

(GATE-EC2021,46)


- 3. The maximum clock frequency in MHz of a 4-stage ripple counter, utilizing flip-flops, with each flip-flop having a propagation delay of 20 ns, is \_\_\_\_\_. (round off to one decimal place)
  (GATE EE 2022)
- 4. The digital circuit shown \_\_\_\_\_



- (A) is a divide-by-5 counter
- (B) is a divide-by-7 counter
- (C) is a divide-by-8 counter
- (D) does not function as a counter due to disjoint cycles of states

**GATE IN 2022** 

5. The propogation delay of the exclusive-OR(XOR) gate in the circuit in the figure is 3ns. The propogation delay of all the flip-flops is assumed to be zero. The clock(Clk) frequency provided to the circuit is 500MHz. (GATE EC 2021)



Starting from the initial value of the flip-flop outputs Q2Q1Q0 = 111 with D2 = 1, the minimum number of triggering clock edges after which the flip-flop outputs Q2Q1Q0 becomes 1 0 0(in integer) is \_\_\_

6. For the 3-bit binary counter shown in the figure, the output increments at every positive transition in the clock (CLK). Assume ideal diodes and the starting state of the counter as 000. If output high is 1V and output low is 0V, the current I(in mA) flowing through the  $50\Omega$  resistor during the 5th clock cycle is (up to one decimal place) (GATE IN 2018)




Figure 5.4: circuit

7. Consider the sequential circuit shown in the figure, where both flip-flops used are positive edge-triggered D flip-flops.





Figure 5.5: ckt


- 8. The number of states in the state transition diagram of this circuit that have a transition back to the same state on some value of "in" is \_\_\_\_\_. (GATE IN 2018)
- 9. The synchronous sequential circuit shown below works at a clock frequency of 1GHz. The throughput, in Mbits/s, and the latency, in ns, respectively, are



- (a) 1000, 3
- (b) 333.33, 1
- (c) 2000, 3
- (d) 333.33, 3

(GATE EC 2023)

10. In a given sequential circuit, initial states are Q1=1 and Q2=0. For a clock frequency of 1MHz, the frequency of signal Q2 in kHz, is(rounded off to the nearest integer)



CLK = 1Mhz

(GATE EC 2023)

11. Neglecting the delays due to the logic gates in the circuit shown in figure, the decimal equivalent of the binary sequence [ABCD] of initial logic states, which will not change with clock, is \_\_\_\_\_.

(EE GATE 2023)




Figure 5.6: Neglecting the delays

12. Consider a sequential digital circuit consisting of T flip-flops and D flip-flops as shown in the figure. CLKIN is is the clock input to the circuit. At the beginning,Q1,Q2 and Q3 have values 0,1 and 1, respectively. (GATE CS2023,43)




Figure 5.7: Flip-Flop

Which of the given values of  $(Q_1, Q_2, Q_3)$  can NEVER be obtained with this digital circuit?

- (a) (0,0,1)
- (b) (1,0,0)
- (c) (1,0,1)
- (d) (1,1,1)
- 13. In the circuit shift, the initial binary content of the shift register A 1101 and that of shift register B is 1010 The shift registers are positive edge triggered, and the gates have no delay. when the shift control is high, what will be the binary content of the shift registers A and B after clock pulses?

(GATE IN 2023)




Figure 5.8: circuit Digram

- (a) A = 1101, B = 1101
- (b) A = 1110, B = 1001
- (c) A = 0101, B = 1101
- (d) A = 1010, B = 1111
- 14. For the circuit shown, the clock frequency is  $f_0$  and the duty cycle is 25%. For the signal at the Q output of the Flip-Flop,\_\_\_\_. (GATE EC 2022)
  - (a) frequency is  $\frac{f_0}{4}$  and duty cycle is 50%
  - (b) frequency is  $\frac{f_0}{4}$  and duty cycle is 25%
  - (c) frequency is  $\frac{f_0}{2}$  and duty cycle is 50%
  - (d) frequency is  $f_0$  and duty cycle is 25%
- 15. In the circuit shown, the initial binary content of shift register A is 1101 and that of shift register B is 1010. The shift registers are positive edge triggered, and the gates have no delay.

When the shift control is high, what will be the binary content of the shift registers A and B after four clock pulses? (Gate IN 2023)




Figure 5.10: Shift register

- (a) A=1101, B=1101
- (b) A=1110,B=1001
- (c) A=0101, B=1101
- (d) A=1010,B=1111
- 16. The digital circuit shown in Fig. 5.11




Figure 5.11:

- (a) is a divide-by-5 counter
- (b) is a divide-by-7 counter
- (c) is a divide-by-8 counter
- (d) does not function as a counter due to disjoint cycles of states

(GATE-IN-2022)

17. Given below is the diagram of a synchronous sequential circuit with one J - K flipflop and one T flip-flop with their outputs denoted as A and B respectively, with  $J_A = (A' + B')$ ,  $K_A = (A + B)$  and  $T_B = A$ . Starting from the initial state (AB = 00), the sequence of states (AB) visited by the circuit is (GATE-IN2021)




Figure 5.12: synchronous

- (a)  $00 \to 01 \to 10 \to 11 \to 00...$
- (b)  $00 \rightarrow 10 \rightarrow 01 \rightarrow 11 \rightarrow 00 \dots$
- (c)  $00 \rightarrow 10 \rightarrow 11 \rightarrow 01 \rightarrow 00 \dots$
- (d)  $00 \to 01 \to 11 \to 00...$
- 18. Consider the D-Latch shown in the figure, which is transparent when its clock input CK is high and has zero propagation delay. In the figure, the clock signal CLK1 has 50% duty cycle and CLK2 is a one fifth period delayed version of CLK1. The duty cycle at the output of the latch in percentage is. (GATE-EC2017)
- 19. A 4-bit shift register circuit configured for right-shift operation, i.e.  $D_{in} \to A, A \to B, B \to C, C \to D$ , is shown. If the present state of the shift register is ABCD = 1101, the number of clock cycles required to reach the state ABCD = 1111 is

(GATE-EC 2017)




Figure 5.14:

20. In the circuit shown, the clock frequency, i.e., the frequency of the clk signal, is 12 KHz. The frequency of the signal at **Q2** is \_\_\_\_ KHz. (GATE-EC2019,25)





Figure 5.15: Circuit Daigram

21. The circuit shown in the figure below uses ideal positive edge-triggered synchronous J - K flip flops with outputs X and Y. If the initial state of the output is X = 0 and Y = 0 just before the arrival of the first clock pulse, the state of the output just before the arrival of the second clock pulse is

(GATE-IN2019,12)




(a) 
$$X = 0, Y = 0$$

(b) 
$$X = 0, Y = 1$$

(c) 
$$X = 1, Y = 0$$

(d) 
$$X = 1, Y = 1$$

22. Consider a 4-bit counter constructed out of four flip-flops. It is formed by connecting the J and K inputs to logic high and feeding the Q output to the clock input of the following flip-flop (see the figure). The input signal to the counter is a series of square pulses and the change of state is triggered by the falling edge. At time t=t0 the outputs are in logic low state (Q0 = Q1 = Q2 = Q3 = 0). Then at t=t1, the logic state of the outputs is



4 – bit ripple counter




Figure 5.16: Ripple Counter

(a) 
$$Q0 = 1$$
,  $Q1 = 0$ ,  $Q2 = 0$  and  $Q3 = 0$ 

(b) 
$$Q0 = 0$$
,  $Q1 = 0$ ,  $Q2 = 0$  and  $Q3 = 1$ 

(c) 
$$Q0 = 1$$
,  $Q1 = 0$ ,  $Q2 = 1$  and  $Q3 = 0$ 

(d) 
$$Q0 = 0$$
,  $Q1 = 1$ ,  $Q2 = 1$  and  $Q3 = 1$ 

23. Two T-flip flops are interconnected as shown in the figure. The present state of the

flip flops are: A = 1, B = 1. The input x is given as 1,0,1 in the next three clock cycles. The decimal equivalent of  $(ABy)_2$  with A being the MSB and y being the LSB, after the  $3_{rd}$  clock cycle is \_\_\_\_\_\_.  $(GATE\ IN2020-40)$ 




Figure 5.17: Circuit Diagram

24. For the components in the sequential circuit shown below,  $t_{\rm pd}$  is the propagation delay,  $t_{\rm setup}$  is the setup time, and  $t_{\rm hold}$  is the hold time. The maximum clock frequency (rounded off to the nearest integer) at which the given circuit can operate reliably is \_\_\_\_MHZ.  $(GATE\ EC2020-50)$ 




Figure 5.18: Circuit Diagram




Figure 5.2:




Figure 5.9: Circuit




Figure 5.13:

## Chapter 6

### Finite State Machine

We explain a state machine by deconstructing the decade counter

#### 6.1. The Decade Counter

The block diagram of a decade counter (repeatedly counts up from 0 to 9) is available in Fig 5.2 The <u>incrementing</u> decoder and <u>display</u> decoder are part of <u>combinational</u> logic, while the <u>delay</u> is part of <u>sequential</u> logic

### 6.2. Finite State Machine

- 1. Fig 6.1 shows a finite state machine (FSM) diagram for the decade counter in Fig 5.2  $s_0$  is the state when the input to the incrementing decoder is 0 The state transition table for the FSM is Table 3.5, where the present state is denoted by the variables W, X, Y, Z and the next state by A, B, C, D.
- 2. The FSM implementation is available in Fig 6.2 The flip-flops hold the input for the time that is given by the clock This is nothing but the implementation of the Delay block in Fig 5.2



Figure 6.1: FSM for the decade counter

3. The hardware cost of the system is given by

No of D Flip-Flops = 
$$\lceil \log_2 (\text{No of States}) \rceil$$
 (6.1)

For the FSM in Fig 6.1, the number of states is 9, hence the number flipflops required = 4

- 4. Draw the state transition diagram for a decade down counter (counts from 9 to 0 repeatedly) using an FSM
- 5. Write the state transition table for the down counter
- 6. Obtain the state transition equations with and without don't cares
- 7. Verify your design using an arduino

## 6.3. Problems

1. The digital circuit shown in Fig. 6.3 generates a modified clockpulse at the output.

Sketch the output waveform. (GATE EE 2004)




Figure 6.2: Decade counter FSM implementation using D-Flip Flops



Figure 6.3:

2. The circuit shown in the figure below uses ideal positive edge-triggered synchronous J-K flip flops with outputs X and Y. If the initial state of the output is X=0 and Y=0, just before the arrival of the first clock pulse, the state of the output just before the arrival of the second clock pulse is (GATE IN 2019)




Figure 6.4:

3. The state diagram of a sequence detector is shown in Fig. 6.5 . State  $S_0$  is the initial state of the sequence detector. If the output is 1, then

(GATE EC 2020)




Figure 6.5: State diagram

- (a) the sequence 01010 is detected
- (b) the sequence 01011 is detected
- (c) the sequence 01110 is detected
- (d) the sequence 01001 is detected
- 4. A counter is constructed with three D flip-flops. The input-output pairs are named (D0, Q0), (D1, Q1), and (D2, Q2), where the subscript 0 denotes the least significant bit. The output sequence is desired to be the Gray-code sequence 000, 001, 011, 010, 110, 111, 101, and 100, repeating periodically. Note that the bits are listed in the Q2 Q1 Q0 format. Find the combinational logic expression for D1. (GATE EE 2021)
- 5. For the circuit shown in Fig. 6.6, the clock frequency is  $f_0$  and the duty cycle is 25%. For the signal at the Q output of the Flip-Flop,
  - (a) frequency of  $\frac{f_0}{4}$  and duty cycle is 50%
  - (b) frequency of  $\frac{f_0}{4}$  and duty cycle is 25%
  - (c) frequency of  $\frac{f_0}{2}$  and duty cycle is 50%

(d) frequency of  $f_0$  and duty cycle is 25%




Figure 6.6:

(GATE EC-2022)

- 6. A sequence detector is designed to detect precisely 3 digital inputs, with overlapping sequences detectable. For the sequence (1,0,1) and input data (1,1,0,1,0,0,1,1,0,1,0,1,1,0), what is the output of this detector?
  - (a) 1,1,0,0,0,0,1,1,0,1,0,0
  - (b) 0,1,0,0,0,0,0,1,0,1,0,0
  - $(c)\ 0,1,0,0,0,0,0,1,0,1,1,0$
  - (d) 0,1,0,0,0,0,0,0,1,0,0,0

(GATE EE 2020)

7. Two T-flip flops are interconnected as shown in Fig. 6.7. The present state of the flip flops are: A = 1, B = 1. The input x is given as 1, 0, 1 in the next three clock cycles.

The decimal equivalent of  $(ABy)_2$  with A being the MSB and y being the LSB, after the  $3^{rd}$  clock cycle is \_\_\_\_\_




Figure 6.7: (GATE IN 2020)

- 8. In the circuit shown below,6.8 a positive edge-triggered D flip-flop is used for sampling input data using clock CK. The XOR gate outputs 3.3 volts for logic HIGH and 0 volts for logic LOW levels. The data bit and clock periods are equal and the value of  $\Delta T/T_{ck}$  = 0.15, where the parameters  $\Delta T$  and  $T_{ck}$  are shown in the figure. Assume that the Flip and the XOR gate are ideal. (GATE EC 2018)
- 9. A 2-bit synchronous counter using two J-K flip flops is shown. The expressions for the inputs to the J-K flip flops are also shown in the figure. The output sequence of the counter starting from  $Q_1Q_2=00$  is




Figure 6.8: image




Figure 6.9: 2-bit synchronous counter

(a) 
$$00 \to 11 \to 10 \to 01 \to 00...$$

(b) 
$$00 \to 01 \to 10 \to 11 \to 00...$$

(c) 
$$00 \to 01 \to 11 \to 10 \to 00...$$

(d) 
$$00 \to 10 \to 11 \to 01 \to 00...$$

GATE IN 2018

10. Let p and q be two propositions. Consider the following two formulae in propositional

logic.

$$S_1: (\neg p \lor (p \land q)) \to q \tag{6.2}$$

$$S_2: q \to (\neg p \lor (p \land q)) \tag{6.3}$$

Which one of the following choices is correct?

(GATE-CS2021)

- (A) Both  $S_1$  and  $S_2$  are tautologies.
- (B)  $S_1$  is a tautology but  $S_2$  is not a tautology.
- (C)  $S_1$  is not a tautology but  $S_2$  is a tautology.
- (D) Neither  $S_1$  nor  $S_2$  is a tautology.
- 11. Consider a 3-bit counter, designed using T flip-flops, as shown below:




Figure 6.10:

Assuming the initial state of the counter given by PQR as 000, what are the next three states? (GATE-CS2021)

- (A) 011, 101, 000
- (B) 010, 101, 000
- (C) 010, 101, 000

- (D) 010, 101, 000
- 12. The state diagram of a sequence detector is shown below. state S0 is the initial state of the sequence detector. If the output is 1,then (GATE-EC2020,39)




Figure 6.11: State diagram of a sequence detector

- (a) the sequence 01010 is detected.
- (b) the sequence 01011 is detected.
- (c) the sequence 01110 is detected.
- (d) the sequence 01001 is detected.
- 13. The state transition diagram for the circuit shown is







Figure 6.12: Circuit Diagram




(a)



(b)



(c)



(d)

14. An 8085 microprocessor accesses two memory locations (2001H) and (2002H), that contain 8-bit numbers 98H and B1H, respectively. The following program is executed:

LXI H,2001H MVI A,21H INX H ADD M INX H MOV M,A HLT At the end of this program, the memory location 2003H contains the number in decimal (base10) form \_\_\_\_\_.  $(GATE\ EE2020-54)$ 15. A sequence detector is designed to detect precisely 3 digital inputs, with overlapping sequences detectable. For the sequence (1,0,1) and input data (1,1,0,1,0,0,1,1,0,1,0,1,1,0).  $(GATE\ EE2020-15)$ (a) (1, 1, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0)(b) (0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0)(c) (0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0)(d) (0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0)16. A 16-bit synchronous binary up-counter is clocked with the frequency  $\mathbf{f}_{CLK}$ . The two most significant bits are  $\mathbf{OR}$ -ed together to form an output Y. Measurements show that Y is periodic, and the duration for which Y remains high in each period is 24 ms. The clock frequency\_\_\_\_MHz.

 $(GATE\ EE2021-22)$ 

(Round off to 2 decimal places.)