

# IMPLEMENTATION OF RANDOM GENERATOR USING D FLIP-FLOPS IN ARDUINO IDE

MARIKUNDAM HARSHITHA

marikundamdec@gmail.com

FWC22120 IITH-Future Wireless Communications Assignment-1

## Contents

### 1 Problem

1

### 1 Problem

(GATE2021-QP-EC)

Q.46 The propagation delay of the exclusive-OR(XOR) gate in the circuit in the figure is 3ns. The propagation delay of all the flip-flops is assumed to be zero. The clock(Clk) frequency provided to the circuit is 500MHz.




Figure 1: Circuit

Starting from the initial value of the flip-flop outputs  $Q_2Q_1Q_0 = 111$  with  $D_2 = 1$ , the minimum number of triggering clock edges after which the flip-flop outputs  $Q_2Q_1Q_0$  becomes 1 0 0 (in integer) is \_\_\_\_