## IMPLEMENTATION OF RANDOM GENERATOR USING D FLIP-FLOPS IN ARDUINO IDE

## MARIKUNDAM HARSHITHA

 $marikundam dec@gmail.com\\ FWC22120~IITH-Future~Wireless~Communications~Assignment-1$ 

## Contents

1 Problem 1

## 1 Problem

(GATE2021-QP-EC)

Q.46 The propogation delay of the exclusive-OR(XOR) gate in the circuit in the figure is 3ns. The propogation delay of all the flip-flops is assumed to be zero. The clock(Clk) frequency provided to the circuit is 500MHz.




Figure 1: Circuit

Starting from the initial value of the flip-flop outputs Q2Q1Q0=111 with D2=1,the minimum number of triggering clock edges after which the flip-flop outputs Q2Q1Q0 becomes  $1\ 0\ 0$  (in integer) is \_\_\_\_