

FULL ADDER

Design codes:-


```

module FA (
    input a, b, cin,
    output s, c
);
    wire w1, w2, w3, w4;
    xor(w1, b, cin);
    xor(s, w1, a);
    and(w2, a, b);
    and(w3, b, cin);
    and(w4, cin, a);
    or(c, w2, w3, w4);
endmodule
    
```

a	b	c _{in}	s	c
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$s = a \oplus (b \oplus c_{in})$$

$$c = ab + bc_{in} + c_{in}a$$



[8]

```
module FA(  
    input a, b, cin,  
    output s, c,  
);  
    assign s = a ^ b ^ cin;  
    assign c = (a & b) | (b & cin) | (cin & a);  
endmodule
```

Testbench :-

```
module FA_tb();  
    reg a, b, cin;  
    wire s, c;  
    FA uut(a, b, cin, s, c);  
    initial begin  
        a = 0; b = 1; cin = 1;  
        #10  
        a = 1; b = 1; cin = 1;  
        #10  
        a = 1; b = 0; cin = 0;  
        #10  
        a = 0; b = 0; cin = 0;  
    end  
    $finish();  
endmodule
```