


RIPPLE CARRY ADDER

```
→ module HA(a, b, s, c);  
  Input a, b;  
  output s, c;  
  assign s = a ^ b;  
  assign c = a & b;  
endmodule
```


```
⇒ module FA(a, b, cin, s, cout);  
  Input a, b, cin;  
  output s, c;  
  wire w1, w2, w3;  
  HA1 HA(a, b, w1, w2);  
  HA2 HA(w1, cin, s, w3);  
  ob(cout, w2, w3);  
endmodule
```

```
⇒ module RCA(a, b, s, cout);  
  Input [3:0] a;  
  Input [3:0] b; Input cin;  
  output [3:0] s;  
  output cout;  
  wire c1, c2, c3;  
  FA0 FA(a[0], b[0], cin, s[0], c1);  
  FA1 FA(a[1], b[1], c1, s[1], c2);  
  FA2 FA(a[2], b[2], c2, s[2], c3);  
  FA3 FA(a[3], b[3], c3, s[3], cout);  
endmodule
```


HALF ADDER :-



FULL ADDER USING HALF ADDER :-



RIPPLE CARRY ADDER :-



Testbench:-

```
module RCA_tb ( );
    reg [3:0] a, b;
    reg cin;
    wire [3:0] s;
    wire cout;
    RCA uut(a, b, cin, s, cout);
    initial begin
        a = 0; b = 0; cin = 1;
        #10
        a = 1; b = 1; cin = 0;
        #10
        a = 0; b = 1; cin = 1;
        #10
        a = 1; b = 1; cin = 1;
        #10
    end
    $finish();
endmodule
```