## RIPPLE CARRY ADDER

module HA(a,b,s,c);

input a,b;

output s,c;

assign s = a 1 b;

assign c = a + b;

endmodule

module FA(a,b,s,cout);

module FA (a, b, S, Cout);
input a, b, cin;
output s, c;
where up, , wo, , wo;
HAI HA (a, b, w, , wo2);
HAZ HA (w, , cin, S, wo3);
ob (cout, wo2, wo3);
endmodule

→ module RCA (a, b, S, Cout);

"Input [3:0] a;

"Input [3:0] b; "Input con;

"Output [3:0] S;

output [3:0] S;

the cap, ca;


FAI FA (a[0], b[0], RMI, con, s[0], ci);

FAI FA (a[1], b[1], ci, s[1], ce);


FAI FA (a[2], b[2], ce, s[2], cout);

FAI FA (a[3], b[3], cs, s[3], cout);


endmodule



## FULL ADDER USING HALF ADDER :-



## RIPPLE CAPPY ADDER .\_



Testbench:

module RCA-tb (); reg [3:0] asb; reg can; wire [3:0] 8; wire cout; RCA mut (a, b, ch, s, cout); Institut begin a=0'; b=0; C=1; 10 a=1; b=1; cn=0; #10 a=0; b=1; cn=1; +10 a=1; b=1; cin=1; end it \$fenishen;

endmodule

The state of the state of