# Branch Prediction and Predication

CS 1541 Wonsun Ahn



## **Branch Prediction**



#### Solution 3: Branch Prediction

- Comparator at **ID** stage is not completely satisfactory
  - Still creates one bubble on a taken branch
  - Also extra bubbles due to data hazards at the ID stage
- What if ...
  - We were able to **predict** the branch outcome?
  - o But without comparing registers?




- What would that get us?
  - 1. We could make the prediction at the **IF** stage
    - We can start fetching on the correct path at very next cycle!
  - 2. No extra data hazard bubbles
    - We are not even reading register values, remember?



## What if branch is mispredicted?

• HDU can **flush pipeline** of wrong path instructions, just like before

o Misprediction becomes a performance, not a correctness issue



#### Taken / Not Taken Branch Prediction

- We have been doing a form of branch prediction all along!
  - We assumed that all branches will be not taken
- Two simple policies:
  - Predict *not taken*: continue fetching PC + 4, flush if taken
     Pro: Can start fetching the next instruction immediately
     Con: ~67% of branches are taken (due to loops) → many flushes
  - Predict *taken*: fetch branch target, flush if not taken
     Pro: ~67% of branches are taken (due to loops) → less flushes
     Con: ID stage must decode branch target before fetch → bubble
- Both are non-ideal: there are better ways to predict!



## Types of Branch Prediction

#### • Static Branch Prediction

- Predicting branch behavior based on code analysis
- Compiler gives hints about branch direction through ISA
- Not used nowadays due to inaccuracy of compiler predictions

#### • Dynamic Branch Prediction

- Predicting branch behavior based on (dynamic) branch history
- o Typically using hardware that tracks history information
- Premise: history repeats itself
  - Branches not taken in the past → likely not taken in the future (e.g. branches to error handling code)
  - Branches taken in the past → likely taken in the future (e.g. branch back to the next iteration of the loop)




## The Branch History Table (BHT)

- BHT stores Taken (**T**) or Not Taken (**NT**) history info for each branch
  - If branch was taken most recently, T is recorded
  - o If branch was not taken most recently, NT is recorded
- BHT is indexed using PC (Program Counter)
  - Each branch has a unique PC, so a unique entry per branch
- BHT, being hardware, is limited in capacity
  - Cannot have a huge table with all PCs possible in a program
  - o Besides, not every PC address contains a branch
  - o Best to use **hash table** to map branch PCs to (limited) entries



#### The Branch History Table (BHT)





## Limitations of Branch History Table (BHT)

- Ideally, we would like know what next to fetch at the **IF** stage
   So that correct instruction is immediately fetched in next cycle
- BHT can give us branch direction **IF** stage
  - All the information needed is the PC (which is available at IF)
- But also need the **branch target** to know what to fetch
  - Must wait until the ID stage for branch target to be decoded
  - If NT in BHT: no need to wait (branch target is irrelevant)
     But if T in BHT: need to wait until ID stage
- That introduces a bubble for taken branches




## The Branch Target Buffer (BTB)

- BTB stores **branch target** for each branch
- BTB is also indexed using PC of branch using a hash table
- BTB allows branch target to be known at the IF stage
  - No need to wait until ID stage for branch target to be decoded




## The Branch Target Buffer (BTB)






#### BHT + BTB Combined Branch Predictor





#### **Branch Prediction Decision Tree**


Assuming that branch condition and target are resolved in ID stage





#### Limitations of 1-bit BHT Predictor

- Is 1-bit (T / NT) enough history to make a good decision?
- Take a look at this example:




- It would have been better to stay with T than flip back and forth!
- Idea behind the 2-bit predictor: make predictions more stable
   So that predictions don't flip immediately



#### 2-bit BHT Predictor

• State transition diagram of 2-bit predictor:




- Can be implemented using a 2-bit saturating counter
  - Strongly not taken: 00
  - Weakly not taken: 01
  - o Weakly taken: 10
  - Strongly taken: 11



#### 2-bit BHT Predictor

- How well does the 2-bit predictor do with our previous example?
- Our previous example:




- Does it help beyond 2 bits? (e.g. 3-bit predictor, or 4-bit predictor)
  - o Empirically, no. 2 bits already cover loop which is most common.
  - 2 bits + large BHT gets you ~93% accuracy
- We need other tricks to improve accuracy!




#### Limitations of 2-bit BHT Predictor

Here is an example where 1-bit BHT predictor fails miserably



And a 2-bit predictor doesn't do very well either



- O Would a 3-bit predictor do any better?
- Idea: Base prediction on a **pattern** found in history of branches!
  - Rather than relying on a single prediction for a branch
  - If History: T → predict NT, if History: NT → predict T


## Correlating Predictors leverage patterns

- Correlating Predictor: Uses patterns in past branches for prediction
  - o Often branch behavior more complex than just taken or not taken
  - Often correlates to a pattern of past branches
- Pattern may exist in two ways:
  - Pattern in **local** branch history (history of only current branch)
  - Pattern in **global** branch history (history of all branches)
- Maintaining longer history allows detection of longer patterns
  - Local branch history for each branch maintained at all times
  - One global branch history maintained at all times



## Local Branch History Correlating Predictor

With a local branch history of 1, can predict perfectly!



Local branch history changes as such:

$$\circ$$
 NT  $\rightarrow$  T  $\rightarrow$  NT  $\rightarrow$  T  $\rightarrow$  NT  $\rightarrow$  T  $\rightarrow$  NT  $\rightarrow$  T  $\rightarrow$  ...

- Prediction based on branch PC and local branch history:
  - PC: if (j % 2) + History: NT
  - PC: if (j % 2) + History: T

- → Prediction: **T**
- → Prediction: **NT**

## Local Branch History Correlating Predictor

You need a local branch history of 2 for this one.

- Local branch history changes as such:
  - $\circ$  NT, T  $\rightarrow$  T, T  $\rightarrow$  T, NT  $\rightarrow$  NT, T  $\rightarrow$  T, T  $\rightarrow$  T, NT  $\rightarrow$  NT, T  $\rightarrow$  ...
- Prediction based on branch PC and local branch history:
  - PC: if (j % 3) + History: NT, T
  - PC: if (j % 3) + History: T, T
  - PC: if (j % 3) + History: T, NT
  - PC: if (j % 3) + History: **NT, NT**

- → Prediction: **T**
- → Prediction: **NT**
- → Prediction: **T**
- → No prediction

## Global Branch History Correlating Predictor

Knowing the result of other branches in your history also helps

```
If (j == 0) {

Previous

If (j!= 0) {

Current

Current

Current

Current

When the previous different branch in your history helps in predicting current branch!
```

- This is called **global branch history** (involves all branches).
- Can be helpful when local branch history can't capture pattern.




## **Unified Correlating Predictor**

- Correlates prediction with branch history as well as branch PC
  - Local branch history + Global branch history
  - An entry with matching history gives more precise prediction!
- Now, instead of indexing into BHT by branch PC only
  - Use hash(PC, Local branch history, Global branch history)
- History is stored in register called Branch History Shift Register (BHR)
  - T/NT bit is shifted on to BHR whenever branch is encountered
  - 1. One Global BHR (there is just one global history)
  - 2. Multiple Local BHRs (local histories for each branch PC)



## Correlating Predictors





#### How about jr \$ra?

- jr \$ra: Jump return to address stored in \$ra
  - When a function is called, the caller stores return address to \$ra
     (jal funcAddr stores PC of next instruction to \$ra)
  - When a function returns, jr \$ra jumps to return address in \$ra
- Why is this a problem?
  - Unlike other branches, branch target is not an immediate value!
     (Jumping to a variable target is called an *indirect branch*)
  - o Target can change for same **jr** depending on who caller is
  - Makes life difficult for BTB which relies on target being constant
- Target of **jr** is predicted using the **Return Stack Buffer** 
  - Not the Branch Target Buffer (BTB)



#### The Return Stack Buffer

 Since functions return to where they were called every time, it makes sense to cache the return addresses (in a stack)

40CC00 When we encounter 4AB33C jal someFunc the jal, push the 46280C 4AB340 beq v0, \$0, blah return address. 4AB108 When we encounter 4AB340 the jr \$ra, pop the someFunc: return address. Easy! 000000 000000 jr \$ra 000000 On misprediction or stack overflow, empty stack 000000

Not a problem since this is for prediction anyway



## Performance Impact with Branch Prediction

- Now, CPI =  $CPI_{nch} + \alpha * \pi * K$ 
  - CPI<sub>nch</sub>: CPI with no control hazard
  - $\circ \alpha$ : fraction of branch instructions in the instruction mix
  - $\circ$   $\pi$ : probability a branch is mispredicted
  - K: penalty per pipeline flush
- With deep pipelines, mispredictions can have outsize impact

**Example:** If 20% of instructions are branches and the misprediction rate is 5%, and pipeline flush penalty 20 cycles, then:

$$CPI = CPI_{nch} + 0.2 * 0.05 * 20 = CPI_{nch} + 0.2$$
 cycles per instruction

- If, CPI<sub>nch</sub> is 0.5, then that is 40% added to execution time!
- Problem is a small percentage of hard to predict branches
  - O How do we deal with these?



# Predication



## Branch Mispredictions have Outsize Impact

Assume a deep pipeline and if(s1 >= 0) is hard to predict

```
blt s1, 0, top \leftarrow Mispredict
if(s1 >= 0)
    s2 = 0;
                               li s2, 0
for(s0 = 0 .. 10)
                          top:
                              add s3, s3, s0
addi s0, s0, 1
   s3 = s3 + s0;
                               blt s0, 10, top
```

- On a misprediction, every following instruction is flushed
  - Not only the control dependent instructions (li s2, 0)
  - But also multiple iterations of the "bystander" loop that were fetched



#### Solution 4: Predication

- **Predicate**: a Boolean value used for conditional execution
  - Instructions that use predicates are said to be predicated
  - A predicated instruction will modify state only if predicate is true
  - o ISA is modified to add predicated versions for all instructions
- Example of code generation using predication:

```
pge p1, s1, 0  # Store boolean s1 >= 0 to predicate p1
li.p s2, 0, p1  # Assign 0 to s2 if p1 is true
sw.p s3, 0(s4), p1 # Store s3 to address 0(s4) if p1 is true
```

- Now there is no branch. It is just straight-line code!
  - o Control dependencies have been converted to data dependencies



#### Code with predication

Now there are no branches!

```
if(s1 >= 0)
    s2 = 0;
    pge p1, 0, s1
    li.p s2, 0, p1
```


```
for(s0 = 0 .. 10)
    s3 = s3 + s0;
    add s3, s3, s0
    addi s0, s0, 1
    blt s0, 10, top
```

- Drawback: even if branch not taken, <a href="li.p">1i.p</a> fetched (acts like a bubble)
  - o But often worth it for hard to predict branches!
  - o For easy to predict branches, often not worth it.



## What does predication mean for the pipeline?

- Again, predicates are registers just like any other register
- Predicate dependencies work just like other data dependencies



- With data forwarding, no stalls required!
  - Predicate forwarded to li.p EX stage
  - Later predicate enables/disables regwrite control in li.p WB stage



## What does predication mean for the compiler?

Compiler can schedule instruction more freely!

```
if(s1 >= 0)
                          pge p1, 0, s1
    s2 = 0;
for(s0 = 0 .. 10)
                      top:
   s3 = s3 + s0;
                          add s3, s3, s0
                          addi s0, s0, 1
                          blt s0, 10, top
                          li.p s2, 0, p1
```

• Low-power compiler-scheduled processors often support predicates



#### Predication in the Real World

- Predication is only beneficial for hard to predict branches
- So how does the compiler figure out the hard to predict branches?
  - Through code analysis
  - Through software profiling (model a branch predictor)
- Supported in various ISAs
  - ARM allows most instructions to be predicated
  - Intel x86 has conditional move instructions (cmov)
  - SIMD architectures use predication in the form of a logical mask
    - Only data items that are not masked are updated
    - Intel AVX vector instructions
    - GPU instructions (e.g. CUDA)

