In-EVM Solana State Verification

Technical Reference

Alisa Cherniaeva

a.cherniaeva@nil.foundation

=nil; Crypto3 (https://crypto3.nil.foundation)

Ilia Shirobokov

i. shirobokov@nil. foundation

=nil; Crypto3 (https://crypto3.nil.foundation)

Mikhail Komarov

nemo@nil.foundation

=nil; Foundation (https://nil.foundation)

November 21, 2021

Contents

1 Introduction									
	1.1	Overview	2						
2	State Proof Generator								
	2.1	Light-Client' State	3						
	2.2	Proof System	4						
	2.3	Optimizations	4						
		2.3.1 Batched FRI	4						
		2.3.2 Hash By Column	4						
		2.3.3 Hash By Subset	4						
	2.4	RedShift Protocol	5						
		2.4.1 Prover View	5						
		2.4.2 Verifier View	7						
	2.5	Circuit Definition	8						
		2.5.1 Verification Circuit Overview	8						
		2.5.2 SHA2-256 Circuit	8						
		2.5.3 SHA2-512 Circuit	Ι1						
		2.5.4 Poseidon Circuit	15						
		2.5.5 Merkle Tree Circuit	15						
		2.5.6 Ed25519 Circuit	16						
		2.5.7 Elliptic Curves Arithmetics	16						
			18						
3	In-I	VM State Proof Verifier 1	9						
	3.1	Verification Logic Architecture	19						
	3.2	Verification Logic API Reference	19						
	3.3		16						
Bi	ibliog	eaphy 1	9						

Chapter 1

Introduction

This document is a technical reference to the in-EVM Solana's 'Light-Client' state verification project.

1.1 Overview

The project's purpose is to provide Ethereum users with reliable Solana's cluster state and necessary transactions proof.

The project UX consists of several steps:

- 1. Retrieve Solana's 'Light-Client' state.
- 2. Generate a proof for it.
- 3. Submit the proof to EVM-enabled cluster.
- 4. Verify the proof with EVM.

Such a UX defines projects parts:

- 1. Solana's 'Light-Client' state retriever.
- 2. State proof generator.
- 3. Ethereum RPC proof submitter.
- 4. EVM-based proof verificator.

Each of these parts will be considered independently.

Chapter 2

State Proof Generator

This introduces a description for Solana's 'Light-Client' state proof generator. Crucial components which define this part design and performance are:

- 1. Input data format ('Light-Client' state data structure).
- 2. Proof system used for the proof generation.
- 3. Circuit definition used for the proof system.

2.1 'Light-Client' State

Block Information \bar{B}_k is defined as follows:

- k the number of the block
- $B_k = H(B_{k-1}||\text{account_hash}||\text{signature_count_buf}||b_k||\text{validators_state})$ bank hash of the block¹
- b_k Merkle Block
- B_{k-1} the previous block's bank hash
- validators_state is not implemented for now.

Proof algorithm input is defined as follows:

- n_1 current confirmed block number
- n_2 new confirmed block number
- $\{\bar{B}_{n_1},\ldots,\bar{B}_{n_2},\ldots,\bar{B}_{n_2+32}\}$ block information for blocks from n_1 to n_2+32 .
- $\sigma_0, \ldots, \sigma_N$ signatures for B_{n_2+32}

Approximate code representation of such a state data structure is as follows:

```
template < typename Hash >
struct block_data {
    typedef typename Hash::digest_type digest_type;

std::size_t block_number;
    digest_type bank_hash;
    digest_type merkle_hash;
    digest_type previous_bank_hash;
    // std::vector < vote_state > votes;
};

template < typename Hash, typename SignatureSchemeType >
struct state_type {
    typedef Hash hash_type;
    typedef SignatureSchemeType signature_scheme_type;
    typedef typename signature_scheme_type::signature_type signature_type;
```

 $^{^1\}mathrm{See}$ https://docs.solana.com/proposals/simple-payment-and-state-verification#block-headers

```
std::size_t n_1 confirmed;
std::size_t n_2 new_confirmed;
std::vector<block_data<hash_type>> repl_data;
std::vector<signature_type> signatures;
};
```

Validator state-representing data structure (vote_state) supposes such a state to begin being handled by Solana replication protocol (or its implementation) for handling the tracking of votes state being unchanged 'till the end of epoch.

2.2 Proof System

WIP

The proof system used for proving Solana's 'Light-Client' state on EVM is Redshift SNARK[1]. RedShift is a transparent SNARK that uses PLONK[2] proof system but replaces the commitment scheme. Initial paper proposal is to employ FRI[3] protocol to obtain transparency for the PLONK system.

However, FRI cannot be straightforwardly used with the PLONK system. To achieve the required security level without huge overheads, the authors introduce *list polynomial commitment* scheme as a part of the protocol. For more details, the reader gets referred to [1].

The original RedShift protocol utilizes the classic PLONK[2] system. To provide better performance, the original protocol is generalized to be used with PLONK with custom gates [4], [5] and lookup arguments [6], [7].

2.3 Optimizations

WIP

2.3.1 Batched FRI

Instead of check each commitment individualy, we can aggregate them for FRI. For polynomials f_0, \ldots, f_k :

1. Get θ from transcript

```
2. f = f_0 \cdot \theta^{k-1} + \dots + f_k
```

3. Run FRI over f, using oracles to f_0, \ldots, f_k

Thus, we can run only one FRI instance for all committed polynomials. See [1] for details.

2.3.2 Hash By Column

Instead of committing each of the polynomials, we can use the same Merkle tree for several polynomials. It decreases the number of Merkle tree paths that need to be provided by the prover.

See [8], [1] for details.

2.3.3 Hash By Subset

On the each i+1 FRI round, the prover should send all elements from a coset $H \in D^{(i)}$. Each Merkle leaf is able to contain the whole coset instead of separate values.

See [8] for details. Similar approach is described in [1]. However, the authors of [1] use more values per leaf, that leads to better performance.

2.4 RedShift Protocol

WIP

Notations:

$N_{\mathtt{wires}}$	Number of wires ('advice columns')
$N_{\mathtt{perm}}$	Number of wires that are included in the permutation argument
$N_{ m sel}$	Number of selectors used in the circuit
$N_{\mathtt{const}}$	Number of constant columns
$N_{ m lookups}$	Number of lookups
\mathbf{f}_i	Witness polynomials, $0 \le i < N_{\text{wires}}$
\mathbf{f}_{c_i}	Constant-related polynomials, $0 \le i < N_{\texttt{const}}$
\mathbf{gate}_i	Gate polynomials, $0 \le i < N_{\tt sel}$
$\sigma(\operatorname{col}:i,\operatorname{row}:j) = (\operatorname{col}:i',\operatorname{row}:j')$	Permutation over the table

For details on polynomial commitment scheme and polynomial evaluation scheme, we refer the reader to [1].

- 1. $\mathcal{L}' = (\mathbf{q}_0, ..., \mathbf{q}_{N_{\text{col}}})$
- 2. Let ω be a 2^k root of unity
- 3. Let δ be a T root of unity, where $T \cdot 2^S + 1 = p$ with T odd and $k \leq S$
- 4. Compute $N_{\mathtt{perm}}$ permutation polynomials $S_{\sigma_i}(X)$ such that $S_{\sigma_i}(\omega^j) = \delta^{i'} \cdot \omega^{j'}$
- 5. Compute $N_{\mathtt{perm}}$ identity permutation polynomials: $S_{id_i}(X)$ such that $S_{id_i}(\omega^j) = \delta^i \cdot \omega^j$
- 6. Let $H = \{\omega^0, ..., \omega^n\}$ be a cyclic subgroup of \mathbb{F}^*
- 7. Let $Z(X) = \prod a \in H^*(X a)$
- 8. Let A_i be a witness lookup columns and S_i be a table columns, i = 0, ..., m.

Preprocessing:

2.4.1 Prover View

1. Choose masking polynomials:

$$h_i(X) \leftarrow \mathbb{F}_{\leq k}[X] \text{ for } 0 \leq i < N_{\text{wires}}$$

Remark: For details on choice of k, we refer the reader to [1].

2. Define new witness polynomials:

$$f_i(X) = \mathbf{f}_i(X) + h_i(X)Z(X)$$
 for $0 \le i < N_{\text{wires}}$

- 3. Add commitments to f_i to transcript
- 4. Get $\theta \in \mathbb{F}$ from hash(transcript)
- 5. Construct the witness lookup compression and table compression $S(\theta)$ and $A(\theta)$:

$$\begin{split} A(\theta) &= \theta^{m-1} A_0 + \theta^{m-2} A_1 + \ldots + \theta A_{m-2} + A_{m-1} \\ S(\theta) &= \theta^{m-1} S_0 + \theta^{m-2} S_1 + \ldots + \theta S_{m-2} + S_{m-1} \end{split}$$

5

6. Produce the permutation polynomials S'(X) and A'(X) such that:

- 6.1 All the cells of column A' are arranged so that like-valued cells are vertically adjacent to each other.
- 6.2 The first row in a sequence of values in A' is the row that has the corresponding value in S'.
- 7. Compute and add commitments to A' and S' to transcript
- 8. Get $\beta, \gamma \in \mathbb{F}$ from hash(transcript)
- 9. For $0 \le i < N_{\text{perm}}$

$$p_i = f_i + \beta \cdot S_{id_i} + \gamma$$
$$q_i = f_i + \beta \cdot S_{\sigma_i} + \gamma$$

10. Define:

$$\begin{aligned} p'(X) &= \prod_{0 \leq i < N_{\text{perm}}} p_i(X) \in \mathbb{F}_{< N_{\text{perm}} \cdot n}[X] \\ q'(X) &= \prod_{0 < i < N_{\text{nerm}}} q_i(X) \in \mathbb{F}_{< N_{\text{perm}} \cdot n}[X] \end{aligned}$$

11. Compute $P(X), Q(X) \in \mathbb{F}_{< n+1}[X]$, such that:

$$P(\omega) = Q(\omega) = 1$$

$$P(\omega^{i}) = \prod_{1 \le j < i} p'(\omega^{i}) \text{ for } i \in 2, \dots, n+1$$

$$Q(\omega^{i}) = \prod_{1 \le j < i} q'(\omega^{i}) \text{ for } i \in 2, \dots, n+1$$

- 12. Compute and add commitments to P and Q to transcript
- 13. Compute permutation product column:

$$V(\omega^{i}) = \underbrace{(\theta^{m-1}A_{0}(\omega^{i}) + \theta^{m-2}A_{1}(\omega^{i}) + \ldots + \theta A_{m-2}(\omega^{i}) + A_{m-1}(\omega^{i}) + \beta) \cdot (\theta^{m-1}S_{0}(\omega^{i}) + \theta^{m-2}S_{1}(\omega^{i}) + \ldots + \theta S_{m-2}(\omega^{i}) + S_{m-1}(\omega^{i}) + \gamma)}_{(A'(\omega^{i}) + \beta)(S'(\omega^{i}) + \gamma)} \\ V(1) = V(\omega^{N_{\text{lookups}}}) = 1$$

- 14. Compute and add commitments to V to transcript
- 15. Get $\alpha_0, \ldots, \alpha_5 \in \mathbb{F}$ from hash(transcript)
- 16. Get τ from hash(transcript)
- 17. Define polynomials $(F_0, \ldots, F_4 \text{copy-satisfability})$:

$$\begin{split} F_0(X) &= L_1(X)(P(X)-1) \\ F_1(X) &= L_1(X)(Q(X)-1) \\ F_2(X) &= P(X)p'(X) - P(X\omega) \\ F_3(X) &= Q(X)q'(X) - Q(X\omega) \\ F_4(X) &= L_n(X)(P(X\omega) - Q(X\omega)) \\ F_5(X) &= \sum_{0 \leq i < N_{\mathtt{sel}}} (\tau^i \cdot \mathbf{q}_i(X) \cdot \mathtt{gate}_i(X)) + \sum_{0 \leq i < N_{\mathtt{const}}} (\mathbf{f}_{c_i}(X)) + PI(X) \end{split}$$

- 18. For the lookup:
 - 18.1 Two selectors q_{last} and q_{blind} are used, where $q_{last} = 1$ for t last blinding rows and $q_{blind} = 1$ on the row in between the usable rows and the blinding rows.

18.2
$$F_6(X) = L_0(X)(1 - V(X))$$

18.3
$$F_7(X) = q_{last} \cdot (V(X)^2 - V(X))$$

18.4
$$F_8(X) = (1 - (q_{last} + q_{blind})) \cdot (V(\omega X)(A'(X) + \beta)(S'(X) + \gamma) - V(X)(\theta^{m-1}A_0(X) + ... + A_{m-1}(X) + \beta)(\theta^{m-1}S_0(X) + ... + S_{m-1}(X) + \gamma))$$

18.5
$$F_9(X) = L_0(X) \cdot (A'(X) - S'(X))$$

18.6
$$F_{10}(X) = (1 - (q_{last} + q_{blind})) \cdot (A'(X) - S'(X)) \cdot (A'(X) - A'(\omega^{-1}X))$$

19. Compute:

$$F(X) = \sum_{i=0}^{10} \alpha_i F_i(X)$$
$$T(X) = \frac{F(X)}{Z(X)}$$

- 20. Split T(X) into separate polynomials $T_0(X), ..., T_{N_{perm}-1}(X)$
- 21. Add commitments to $T_0(X), ..., T_{N_{perm}-1}(X)$ to transcript
- 22. Get $y \in \mathbb{F}/H$ from $hash|_{\mathbb{F}/H}$ (transcript)
- 23. Run evaluation scheme with the committed polynomials and y Remark: Depending on the circuit, evaluation can be done also on $y\omega, y\omega^{-1}$.
- 24. The proof is π_{comm} and π_{eval} , where:
 - $\bullet \quad \pi_{\texttt{comm}} = \{f_{0,\texttt{comm}}, \dots, f_{N_{\texttt{wires}-1},\texttt{comm}}, P_{\texttt{comm}}, Q_{\texttt{comm}}, T_{0,\texttt{comm}}, \dots, T_{N_{\texttt{perm}}-1,\texttt{comm}}, A'_{\texttt{comm}}, S'_{\texttt{comm}}, V_{\texttt{comm}}\}$
 - π_{eval} is evaluation proofs for $f_0(y), \ldots, f_{N_{\text{wires}}}(y), P(y), P(y\omega), Q(y), Q(y\omega), T_0(y), \ldots, T_{N_{\text{perm}}-1}(y), A'(y), A'(y\omega^{-1}), S'(y), V(y), V(y\omega)$

2.4.2 Verifier View

- 1. Let $f_{0,\text{comm}}, \ldots, f_{N_{\text{wires}}-1,\text{comm}}$ be commitments to $f_0(X), \ldots, f_{N_{\text{wires}}-1}(X)$
- 2. transcript = setup_values $||f_{0,\text{comm}}|| \dots ||f_{N_{\text{wires}}-1,\text{comm}}|$
- 3. $\theta = hash(transcript)$
- 4. Let $A'_{\text{comm}}, S'_{\text{comm}}$ be commitments to A'(X), S'(X).
- 5. transcript = transcript $||A'_{comm}||S'_{comm}|$
- 6. $\beta, \gamma = hash(transcript)$
- 7. Let $P_{\text{comm}}, Q_{\text{comm}}, V_{i,\text{comm}}$ be commitments to P(X), Q(X), V(X).
- 8. transcript = transcript $||P_{comm}||Q_{comm}||V_{comm}||$
- 9. $\alpha_0, \ldots, \alpha_5 = hash(transcript)$
- 10. $\tau = hash(transcript)$
- 11. Let $T_{0,\text{comm}},...,T_{N_{\text{perm}}-1,\text{comm}}$ be commitments to $T_0(X),...,T_{N_{\text{perm}}-1}(X)$
- 12. transcript = transcript|| $T_{0,\text{comm}}$ ||...|| $T_{N_{\text{perm}}-1,\text{comm}}$
- 13. $y = hash_{\mathbb{F}/H}(transcript)$
- 14. Run evaluation scheme verification with the committed polynomials and y to get values $f_i(y), P(y), P(y\omega), Q(y), Q(y\omega), T_j(y), A'(y), S'(y), V(y), A'(y\omega^{-1}), V(y\omega)$. Remark: Depending on the circuit, evaluation can be done also on $f_i(y\omega), f_i(y\omega^{-1})$ for some i.
- 15. Calculate:

$$\begin{split} F_0(y) &= L_1(y)(P(y) - 1) \\ F_1(y) &= L_1(y)(Q(y) - 1) \\ p'(y) &= \prod p_i(y) = \prod f_i(y) + \beta \cdot S_{id_i}(y) + \gamma \\ F_2(y) &= P(y)p'(y) - P(y\omega) \\ q'(y) &= \prod q_i(y) = \prod f_i(y) + \beta \cdot S_{\sigma_i}(y) + \gamma \\ F_3(y) &= Q(y)q'(y) - Q(y\omega) \\ F_4(y) &= L_n(y)(P(y\omega) - Q(y\omega)) \\ F_5(y) &= \sum_{0 \leq i < N_{\text{sel}}} (\tau^i \cdot \mathbf{q}_i(y) \cdot \text{gate}_i(y)) + \sum_{0 \leq i < N_{\text{const}}} (\mathbf{f}_{c_i}(y)) + PI(y) \\ T(y) &= \sum_{0 \leq j < N_{\text{perm}+1}} y^{n \cdot j} T_j(y) \ F_6(y) = L_0(y)(1 - V(y)) \end{split}$$

$$F_{7}(y) = q_{last} \cdot (V(y)^{2} - V(y))$$

$$F_{8}(y) = (1 - (q_{last} + q_{blind})) \cdot (V(\omega y)(A'(y) + \beta)(S'(y) + \gamma) - V(y)(\theta^{m-1}A_{0}(y) + \dots + A_{m-1}(y) + \beta)(\theta^{m-1}S_{i,0}(y) + \dots + S_{m-1}(y) + \gamma))$$

$$F_{9}(y) = L_{0}(y) \cdot (A'(y) - S'(y))$$

$$F_{10}(y) = (1 - (q_{last} + q_{blind})) \cdot (A'(y) - S'(y)) \cdot (A'(y) - A'(\omega^{-1}y))$$

16. Check the identity:

$$\sum_{i=0}^{10} \alpha_i F_i(y) = Z(y) T(y)$$

2.5 Circuit Definition

This section contains a description of PLONK-style circuits for In-EVM Solana's "Light Client" state verification².

This section provides a high-level overview of the circuit used for proof generation and verification. Following sections provide sub-circuits details.

2.5.1 Verification Circuit Overview

Let bank-hashes of proving block set be $\{H_{B_{n_1}},...,H_{B_{n_2}}\}$. The last confirmed block is H_{B_L} . Each positively confirmed block is signed by M validators.

Denote by block_data the data that is included in the bank hash other than the bank hash of the parent block.

- 1. $H_{B_{n_1}} = H_{B_L} // H_{B_L}$ is a public input
- 2. Validator set constraints. // see Section 2.5.8
- 3. for *i* from $n_1 + 1$ to $n_2 + 32$:
 - 3.1 $H_{B_i} = \text{sha256(block_data}||H_{B_{i-1}})$ // see Section 2.5.2
- 4. for j from 0 to M:
 - 4.1 Ed25519 constraints for $H_{B_{n_2+32}}$ // see Section 2.5.6
- 5. Merkle tree constraints for the set $\{H_{B_{n_1}},...,H_{B_{n_2}}\}$ // see Section 2.5.5

2.5.2 SHA2-256 Circuit

Suppose that input data in the 32-bits form, which is already padded to the required size. Checking that chunked input data corresponds to the original data out of this circuit. However, we add the boolean check and range proof.

Range proof that $a < 2^{32}$ Let $a = \{a_0, ..., a_{15}\}$, where a_i is two bits.

Range gate constraints:

$$w_{1,i}(w_{1,i}-1)(w_{1,i}-2)(w_{1,i}-3) + w_{2,i}(w_{2,i}-1)(w_{2,i}-2)(w_{2,i}-3) + w_{3,i}(w_{3,i}-1)(w_{3,i}-2)(w_{3,i}-3) + w_{4,i}(w_{4,i}-1)(w_{4,i}-2)(w_{4,i}-3) = 0$$

$$w_{o,i} = w_{o,i-1} \cdot 4^4 + w_{4,i} \cdot 4^3 + w_{3,i} \cdot 4^2 + w_{2,i} \cdot 4 + w_{1,i}$$

The range proofs are included for each input data block.

 $^{^2} https://blog.nil.foundation/2021/10/14/solana-ethereum-bridge.html \\$

The function σ_0 contain sparse mapping subcircuit with base 4. Let a be divided to 8 bits-chunks a_0, a_1, a_2, a_3 . The values a'_0, a'_1, a'_2, a'_3 are in sparse form, and a' is a sparse a. We need the following lookup tables:

1. SHA-256 NORMALIZE4: Read a'_i to a_i

2. **SHA-256 8ROT3 32**: Read a'_1 to r_1

3. **SHA-256 8ROT2 32**: Read a'_4 to r_2

4. SHA-256 8SHR3 32: Read a'_0 to r_3

	w_1	w_2	w_3	w_4	w_o
j + 0	a_0	a_1	a_2	a_3	a
j + 1	a_0'	a'_1	a_2'	a_3'	acc
j + 2	r1	r_2	r_3		σ_0

Sparse map gate constraints:

$$\begin{split} w_{o,j} &= w_{1,j} + w_{2,j} \cdot 2^8 + w_{3,j} \cdot 2^{8 \cdot 2} + w_{4,j} \cdot 2^{8 \cdot 3} \\ w_{o,j+1} &= w_{2,j+1} \cdot 4^{8-7} + w_{3,j+1} \cdot 4^{8 \cdot 2-7} + w_{4,j+1} \cdot 4^{8 \cdot 3-7} + w_{1,j+1} \cdot 4^{8 \cdot 2-2} + w_{2,j+1} \cdot 4^{8 \cdot 3-2} \\ &+ w_{4,j+1} \cdot 4^{8-2} + w_{2,j+1} \cdot 4^{8-3} + w_{3,j+1} \cdot 4^{8 \cdot 2-3} + w_{4,j+1} \cdot 4^{8^3-3} \\ & w_{o,j+2} &= w_{0,j+1} + w_{1,j+2} + w_{2,j+2} + w_{3,j+2} \\ & 7 \text{ plookup constraints} \end{split}$$

The function σ_1 contain sparse mapping subcircuit with base 4. Let a be divided to 8 bits-chunks a_0, a_1, a_2, a_3 . The values a'_0, a'_1, a'_2, a'_3 are in sparse form and a' is a sparse a. We need the following lookup tables:

1. SHA-256 NORMALIZE4: Read a_i to a'_i

2. **SHA-256 8ROT1 32**: Read a'_2 to r_1

3. **SHA-256 8ROT3 32**: Read a'_2 to r_2

4. **SHA-256 8ROT2 32**: Read a'_1 to r_3

	w_1	w_2	w_3	w_4	w_o
j + 0	a_0	a_1	a_2	a_3	a
j + 1	a'_0	a'_1	a_2'	a_3'	acc
j+2	r1	r_2	r_3		σ_1

Sparse map gate constraints:

$$\begin{aligned} w_{o,j} &= w_{1,j} + w_{2,j} \cdot 2^8 + w_{3,j} \cdot 2^{8 \cdot 2} + w_{4,j} \cdot 2^{8 \cdot 3} \\ w_{o,j+1} &= w_{1,j+1} \cdot 4^{8 \cdot 2 - 1} + w_{2,j+1} \cdot 4^{8 \cdot 3 - 1} + w_{4,j+1} \cdot 4^{8 - 1} + w_{1,j+1} \cdot 4^{8 \cdot 2 - 3} + w_{2,j+1} \cdot 4^{8 \cdot 3 - 3} \\ &+ w_{4,j+1} \cdot 4^{8 - 3} + w_{1,j+1} \cdot 4^{8 \cdot 3 - 2} + w_{3,j+1} \cdot 4^{8 - 2} + w_{4,j+1} \cdot 4^{8^2 - 2} \\ & w_{o,j+2} &= w_{0,j+1} + w_{1,j+2} + w_{2,j+2} + w_{3,j+2} \\ & 7 \text{ plookup constraints} \end{aligned}$$

The sparse values σ_0 and σ_1 have to be normalized. The final addition requires one add gate. We use **SHA256 NORMALIZE4**

Normalize gate constraints:

$$\begin{split} w_{o,j-1} &= w_{4,j} \cdot 4^{8 \cdot 3} + w_{3,j} \cdot 4^{8 \cdot 2} + w_{2,j} \cdot 4^8 + w_{1,j} \\ w_{o,j+1} &= w_{4,j+1} \cdot 256^3 + w_{3,j+1} \cdot 256^2 + w_{2,j+1} \cdot 256 + w_{1,j+1} \\ &\quad 4 \text{ plookup constraints} \end{split}$$

The Σ_0 function—contain sparse mapping subcircuit with base 2. Let a be divided to 8 bits-chunks a_0, a_1, a_2, a_3 . The values a'_0, a'_1, a'_2, a'_3 are in sparse form, and a' is a sparse a. We need the following lookup tables:

1. SHA-256 NORMALIZE4: Read a_i to a'_i

2. **SHA-256 8ROT2 32**: Read a'_0 to r_1

3. SHA-256 8ROT5 32: Read a'_1 to r_2

4. **SHA-256 8ROT6 32**: Read a'_2 to r_3

	w_1	w_2	w_3	w_4	w_o
j + 0	a_0	a_1	a_2	a_3	a
j + 1	a'_0	a'_1	a_2'	a_3'	a'
j + 2	r1	r_2	r_3		Σ_0

Sparse map gate constraints:

$$w_{o,j} = w_{1,j} + w_{2,j} \cdot 2^8 + w_{3,j} \cdot 2^{8 \cdot 2} + w_{4,j} \cdot 2^{8 \cdot 3}$$

$$w_{o,j+1} = w_{1,j+1} + w_{2,j+1} \cdot 4^8 + w_{3,j+1} \cdot 4^{8 \cdot 2} + w_{4,j+1} \cdot 4^{8 \cdot 3}$$

$$w_{o,j+2} = w_{2,j+1} \cdot 4^{8-2} + w_{3,j+1} \cdot 4^{8 \cdot 2-2} + w_{4,j+1} \cdot 4^{8 \cdot 3-2} + w_{1,j+1} \cdot 4^{8 \cdot 3-5} + w_{3,j+1} \cdot 4^{8-5} + w_{4,j+1} \cdot 4^{8 \cdot 2-5} + w_{1,j+1} \cdot 4^{8 \cdot 2-6} + w_{2,j+1} \cdot 4^{8 \cdot 3-6} + w_{4,j+1} \cdot 4^{8-6} + w_{1,j+2} + w_{2,j+2} + w_{3,j+2}$$
 7 plookup constraints

The Σ_1 function—contain sparse mapping subcircuit with base 2. Let a be divided to 8 bits-chunks a_0, a_1, a_2, a_3 . The values a'_0, a'_1, a'_2, a'_3 are in sparse form, and a' is a sparse a. We need the following lookup tables:

1. SHA-256 NORMALIZE7: Read a_i to a'_i

2. **SHA-256 8ROT6 32**: Read a'_0 to r_1

3. **SHA-256 8ROT3 32**: Read a'_1 to r_2

4. **SHA-256 8ROT1 32**: Read a_3' to r_3

	w_1				
j + 0	a_0	a_1	a_2	a_3	a
j + 1	a_0'	a_1'	a_2'	a_3'	a'
$ \begin{array}{c} j+0\\ j+1\\ j+2 \end{array} $	r1	r_2	r_3		Σ_1

Sparse map gate constraints:

$$w_{o,j} = w_{1,j} + w_{2,j} \cdot 2^8 + w_{3,j} \cdot 2^{8 \cdot 2} + w_{4,j} \cdot 2^{8 \cdot 3}$$

$$w_{o,j+1} = w_{1,j+1} + w_{2,j+1} \cdot 7^8 + w_{3,j+1} \cdot 7^{8 \cdot 2} + w_{4,j+1} \cdot 7^{8 \cdot 3}$$

$$w_{o,j+2} = w_{2,j+1} \cdot 7^{8-6} + w_{3,j+1} \cdot 7^{8 \cdot 2-6} + w_{7,j+1} \cdot 4^{8 \cdot 3-6} + w_{1,j+1} \cdot 7^{8 \cdot 3-3} + w_{3,j+1} \cdot 7^{8-3} + w_{4,j+1} \cdot 7^{8 \cdot 2-3} + w_{1,j+1} \cdot 7^{8-1} + w_{2,j+1} \cdot 7^{8 \cdot 2-1} + w_{3,j+1} \cdot 7^{8 \cdot 3-1} + w_{1,j+2} + w_{2,j+2} + w_{3,j+2}$$
 7 plookup constraints

The sparse values Σ_0 and Σ_1 have to be normalized. We use **SHA256 NORMALIZE4** and **SHA256 NORMALIZE7**.

Normalize gate constraints:

$$w_{o,j-1} = w_{4,j} \cdot 4^8 \cdot 3 + w_{3,j} \cdot 4^8 \cdot 2 + w_{2,j} \cdot 4^8 + w_{1,j} \text{ for } \Sigma_1 \text{ replace 4 with 7}$$

$$w_{o,i} = w_{4,i} \cdot 256^3 + w_{3,i} \cdot 256^2 + w_{2,i} \cdot 256 + w_{1,i}$$
7 plookup constraints

The Maj function contain sparse mapping subcircuit with base 2 for a, b, c. Let a; b; c be divided to 8 bits-chunks $a_0, a_1, a_2, a_3; b_0, b_1, b_2, b_3; c_0, c_1, c_2, c_3$. The values a'_0, a'_1, a'_2, a'_3 are in sparse form, and a' is a sparse a. Similarly for b and c. Note, that a we already have in the sparse from Σ_0 in the circuit. The variables b and c were represented in sparse form in the previous rounds or it is public inputs.

	w_1	w_2	w_3	w_4	w_o
j - k	a_0'	a_1'	a_2'	a_3'	a'
 j - l	b_0'	b_1'	b_2'	b_3'	b'
 j - t	c'_0	c_1'	c_2'	c_3'	c'
j + 0	a'	b'	\mathbf{c}'		maj

Sparse map gate constraints:

$$w_{o,j} = w_{1,j} + w_{2,j} + w_{3,j}$$

The sparse values maj have to be normalized. We use **SHA256 MAJ NORMALIZE4**

	w_1	w_2	w_3	w_4	w_o
j+0	a'_0	a'_1	a_2'	a_3'	
j + 1	a_0	a_1	a_2	a_3	maj

Normalize gate constraints:

$$w_{o,i} = w_{4,i} \cdot 256^3 + w_{3,i} \cdot 256^2 + w_{2,i} \cdot 256 + w_{1,i}$$

The final addition requires one add gate.

The Ch function contain sparse mapping subcircuit with base 2 for e, f, g. Let e; f; g be divided to 8 bits-chunks $e_0, e_1, e_2, e_3; f_0, f_1, f_2, f_3; g_0, g_1, g_2, g_3$. The values e'_0, e'_1, e'_2, e'_3 are in sparse form, and e' is a sparse e. Similarly for b and c. Note, that e we already have in the sparse from Σ_1 in the circuit. The variables f and g were represented in sparse form in the previous rounds or it is public inputs.

	w_1	w_2		w_4	w_o
j - k	a_0'	a_1'	a_2'	a_3'	a'
 j - l	b_0'	b_1'	b_2'	b_3'	b'
 j - t	c'_0	c_1'	c_2'	c_3'	c'
j + 0	a'	b'	c'		ch

Sparse map gate constraints:

$$w_{o,j} = w_{1,j} + 2 * w_{2,j} + 3 * w_{3,j}$$

The sparse values ch have to be normalized. We use **SHA256 CH NORMALIZE7**

	w_1	w_2	w_3	w_4	w_o
j + 0	a'_0	a'_1	a_2'	a_3'	
j + 1	a_0	a_1	a_2	a_3	ch

Normalize gate constraints:

$$w_{o,i} = w_{4,i} \cdot 256^3 + w_{3,i} \cdot 256^2 + w_{2,i} \cdot 256 + w_{1,i}$$

The final addition requires one add gate.

The updating of variables for new rounds costs 10 add gates.

Producing the final hash value costs two add gates.

2.5.3 SHA2-512 Circuit

SHA-512 uses the similar logical functions as in 2.5.2 which operates on 64-bits words. Thus each input uses the same range proof which extended to 64-bits.

Range proof that $a < 2^{64}$ Let $a = \{a_0, ..., a_{32}\}$, where a_i is two bits.

	w_1	w_2	w_3	w_4	w_o
j + 0	a_{29}	a_{30}	a_{31}	a_{32}	acc
j + 1	a_{25}	a_{26}	a_{27}	a_{28}	acc
j + 6	a_4	a_5	a_6	a_7	acc
j + 7	a_0	a_1	a_2	a_3	a

Range gate constraints:

$$w_{1,i}(w_{1,i}-1)(w_{1,i}-2)(w_{1,i}-3) + w_{2,i}(w_{2,i}-1)(w_{2,i}-2)(w_{2,i}-3) + w_{3,i}(w_{3,i}-1)(w_{3,i}-2)(w_{3,i}-3) + w_{4,i}(w_{4,i}-1)(w_{4,i}-2)(w_{4,i}-3)$$

$$w_{o,i} = w_{o,i-1} \cdot 4^4 + w_{4,i} \cdot 4^3 + w_{3,i} \cdot 4^2 + w_{2,i} \cdot 4 + w_{1,i}$$

The range proofs are included for each input data block.

The function σ_0 contain sparse mapping subcircuit with base 4. Let a be divided to 8 bits-chunks $a_0, a_1, a_2, ..., a_7$. The values $a'_0, a'_1, a'_2, ..., a'_7$ are in sparse form, and a' is a sparse a. We need the following lookup tables:

- 1. SHA-256 NORMALIZE4: Read a_i to a'_i
- 2. **SHA-512 8ROT1 64**: Read a'_0 to r_1
- 3. **SHA-512 8SHR7 64**: Read a'_0 to r_3

	w_1	w_2	w_3	w_4	w_o
j + 0	a_0	a_1	a_2	a_3	a_4
j + 1	a'_0	a_1'	a_2'	a_3'	a
j+2	a_5	a_6		a_4'	σ_0
j+3	a_5'	a_6'	a_7'	r_1	r_2

Sparse map gate constraints:

$$\begin{split} w_{o,j+1} &= w_{1,j} + w_{2,j} \cdot 2^8 + w_{3,j} \cdot 2^{8\cdot2} + w_{4,j} \cdot 2^{8\cdot3} + w_{o,j} \cdot 2^{8\cdot4} + w_{1,j+2} \cdot 2^{8\cdot5} + w_{2,j+2} \cdot 2^{8\cdot6} + w_{3,j+2} \cdot 2^{8\cdot7} \\ w_{o,j+2} &= w_{2,j+1} \cdot 4^{8-1} + w_{3,j+1} \cdot 4^{8\cdot2-1} + w_{4,j+1} \cdot 4^{8\cdot3-1} + w_{4,j+2} \cdot 4^{8\cdot4-1} + w_{1,j+3} \cdot 4^{8\cdot5-1} + w_{2,j+3} \cdot 4^{8\cdot6-1} + w_{3,j+3} \cdot 4^{8\cdot7-1} + w_{1,j+1} \cdot 4^{8\cdot7} + w_{2,j+1} + w_{3,j+1} \cdot 4^8 + w_{4,j+1} \cdot 4^{8\cdot2} + w_{4,j+2} \cdot 4^{8\cdot3} + w_{1,j+3} \cdot 4^{8\cdot4} + w_{2,j+3} \cdot 4^{8\cdot5} + w_{3,j+3} \cdot 4^{8\cdot6} + w_{2,j+1} \cdot 4^{8-7} + w_{3,j+1} \cdot 4^{8\cdot2-7} + w_{4,j+1} \cdot 4^{8\cdot3-7} + w_{4,j+2} \cdot 4^{8\cdot4-7} + w_{1,j+3} \cdot 4^{8\cdot5-7} + w_{2,j+3} \cdot 4^{8\cdot6-7} + w_{3,j+3} \cdot 4^{8\cdot7-7} + w_{4,j+3} + w_{o,j+3} \end{split}$$

The function σ_1 contain sparse mapping subcircuit with base 4. Let a be divided to 8 bits-chunks $a_0, a_1, a_2, ..., a_7$. The values $a'_0, a'_1, a'_2, ..., a'_7$ are in sparse form, and a' is a sparse a. We need the following lookup tables:

- 1. SHA-256 NORMALIZE4: Read a_i to a'_i
- 2. **SHA-512 8ROT3 64**: Read a'_2 to r_1
- 3. **SHA-512 8ROT5 SHR6 64**: Read $a'_7 + a'_0$ to r_2

	w_1	w_2	w_3	w_4	w_o
j + 0	a_0	a_1	a_2	a_3	a_4
j + 1	a'_0	a'_1	a_2'	a_3'	a
j+2	a_5	a_6	a_7	a_4'	σ_1
j + 0 j + 1 j + 2 j + 3	a_5'	a_6'	a_7'	r_1	r_2

Sparse map gate constraints:

$$w_{o,j+1} = w_{1,j} + w_{2,j} \cdot 2^8 + w_{3,j} \cdot 2^{8\cdot2} + w_{4,j} \cdot 2^{8\cdot3} + w_{o,j} \cdot 2^{8\cdot4} + w_{1,j+2} \cdot 2^{8\cdot5} + w_{2,j+2} \cdot 2^{8\cdot6} + w_{3,j+2} \cdot 2^{8\cdot7} \\ w_{o,j+2} = w_{1,j+1} \cdot 4^{64-19} + w_{2,j+1} \cdot 4^{64+(8-19)} + w_{4,j+1} \cdot 4^{8\cdot3-19} + w_{4,j+2} \cdot 4^{8\cdot4-19} + w_{1,j+3} \cdot 4^{8\cdot5-19} + w_{2,j+3} \cdot 4^{8\cdot6-19} + w_{3,j+3} \cdot 4^{8\cdot7-19} + w_{1,j+1} \cdot 4^{64-61} + w_{2,j+1} \cdot 4^{64+(8-61)} + w_{3,j+1} \cdot 4^{64+(8\cdot2-61)} + w_{4,j+2} \cdot 4^{64+(8\cdot4-61)} + w_{1,j+3} \cdot 4^{64+(8\cdot5-61)} + w_{2,j+3} \cdot 4^{64+(8\cdot6-61)} + w_{2,j+1} \cdot 4^{8-6} + w_{3,j+1} \cdot 4^{8\cdot2-6} + w_{4,j+2} \cdot 4^{8\cdot4-6} + w_{1,j+3} \cdot 4^{8\cdot5-6} + w_{2,j+3} \cdot 4^{8\cdot6-6} + w_{3,j+3} \cdot 4^{8\cdot7-6} + w_{4,j+3} + w_{o,j+3} + w_{0,j+3} \cdot 4^{8\cdot2-6} + w_{4,j+1} \cdot 4^{8\cdot3-6} + w_{4,j+2} \cdot 4^{8\cdot4-6} + w_{1,j+3} \cdot 4^{8\cdot5-6} + w_{2,j+3} \cdot 4^{8\cdot6-6} + w_{3,j+3} \cdot 4^{8\cdot7-6} + w_{4,j+3} + w_{o,j+3} + w_{0,j+3} \cdot 4^{8\cdot7-6} + w_{4,j+2} \cdot 4^{8\cdot4-6} + w_{4,j+3} \cdot 4^{8\cdot5-6} + w_{2,j+3} \cdot 4^{8\cdot6-6} + w_{3,j+3} \cdot 4^{8\cdot7-6} + w_{4,j+3} + w_{0,j+3} \cdot 4^{8\cdot7-6} + w_{4,j+2} \cdot 4^{8\cdot4-6} + w_{1,j+3} \cdot 4^{8\cdot5-6} + w_{2,j+3} \cdot 4^{8\cdot6-6} + w_{3,j+3} \cdot 4^{8\cdot7-6} + w_{4,j+3} + w_{0,j+3} \cdot 4^{8\cdot7-6} + w_{4,j+2} \cdot 4^{8\cdot4-6} + w_{4,j+2} \cdot 4^{8\cdot4-6} + w_{4,j+3} \cdot 4^{8\cdot5-6} + w_{2,j+3} \cdot 4^{8\cdot6-6} + w_{3,j+3} \cdot 4^{8\cdot7-6} + w_{4,j+3} \cdot 4^{8\cdot7-6} + w_{4,j+3}$$

The sparse values σ_0 and σ_1 have to be normalized. The final addition requires one add gate. Note, that a' already initialized in the row j-2. We use **SHA256 NORMALIZE4**

	w_1	w_2	w_3	w_4	w_o
j + 0	a'_0	a'_1	a_2'	a_3'	acc
j + 1	a_0	a_1	a_2	a_3	0
j+2	a_4'	a_5'	a_6'	a_7'	σ_i
j + 3	a_4	a_5	a_6	a_7	

Normalize gate constraints:

$$w_{o,j+2} = w_{4,j+1} \cdot 256^3 + w_{3,j+1} \cdot 256^2 + w_{2,j+1} \cdot 256 + w_{1,j+1} + w_{1,j+3} \cdot 256^4 + w_{2,j+3} \cdot 256^5 + w_{3,j+3} \cdot 256^6 + w_{4,j+4} \cdot 256^7$$

$$w_{o,j} = w_{o,j-2} - (w_{4,j} \cdot 256^3 + w_{3,j} \cdot 256^2 + w_{2,j} \cdot 256 + w_{1,j})$$

$$w_{o,j+1} = w_{o,j} - (w_{1,j+3} \cdot 256^4 + w_{2,j+3} \cdot 256^5 + w_{3,j+3} \cdot 256^6 + w_{4,j+4} \cdot 256^7)$$
8 plookup constraints

The Σ_0 function—contain sparse mapping subcircuit with base 4. Let a be divided to 7-bits chunks a_0, a_1, a_2, a_3 and 9 bits-chunks a_4, a_5, a_6, a_7 . The values $a'_0, a'_1, a'_2, ..., a'_7$ are in sparse form, and a' is a sparse a. We need the following lookup tables:

- 1. SHA-512 9NORMALIZE4: Read a_i to a'_i
- 2. SHA-512 7NORMALIZE4: Read a_i to a'_i
- 3. SHA-512 9ROT6 64: Read a'_4 to r_2
- 4. **SHA-512 9ROT2 64**: Read a'_5 to r_3

	w_1	w_2	w_3	w_4	w_o
j + 0	a_0	a_1	a_2	a_3	a_4
j + 1	a_0'	a'_1	a_2'	a_3'	a
j + 2	a_5	a_6	a_7	a_4'	Σ_0
j + 3	a_5'	a_6'	a_7'	r_1	r_2

Sparse map gate constraints:

$$w_{o,j+1} = w_{1,j} + w_{2,j} \cdot 2^7 + w_{3,j} \cdot 2^{7\cdot2} + w_{4,j} \cdot 2^{7\cdot3} + w_{o,j} \cdot 2^{7\cdot4} + w_{1,j+2} \cdot 2^{7\cdot4+9} + w_{2,j+2} \cdot 2^{7\cdot4+9\cdot2} + w_{3,j+2} \cdot 2^{7\cdot4+9\cdot3} \\ w_{o,j+2} = w_{4,j+2} + w_{1,j+3} \cdot 4^9 + w_{2,j+3} \cdot 4^{9\cdot2} + w_{3,j+3} \cdot 4^{9\cdot3} + w_{1,j+1} \cdot 4^{9\cdot4} + w_{2,j+1} \cdot 4^{9\cdot4+7} \\ + w_{3,j+1} \cdot 4^{9\cdot4+7\cdot2} + w_{4,j+1} \cdot 4^{9\cdot4+7\cdot3} + w_{1,j+1} \cdot 4^{64-34}) + w_{2,j+1} \cdot 4^{64+(7-34)} + w_{3,j+1} \cdot 4^{64+(7\cdot2-34)} + \\ w_{4,j+1} \cdot 4^{64+(7\cdot3-34)} + w_{1,j+3} \cdot 4^{7\cdot4+9\cdot34} + w_{2,j+3} \cdot 4^{7\cdot4+9\cdot2-34} + w_{3,j+3} \cdot 4^{7\cdot4+9\cdot3-34} + w_{1,j+1} \cdot 4^{64-(7\cdot3-39)} + w_{4,j+1} \cdot 4^{64+(7\cdot3-39)} + w_{4,j+2} \cdot 4^{64+(7\cdot4-39)} + w_{2,j+3} \cdot 4^{7\cdot4+9\cdot2-39} + w_{3,j+3} \cdot 4^{7\cdot4+9\cdot3-39} + w_{4,j+3} + w_{o,j+3} \\ 10 \text{ plookup constraints}$$

The Σ_1 function—contain sparse mapping subcircuit with base 7. Let a be divided to 7-bits chunks a_0, a_1, a_2, a_3 and 9 bits-chunks a_4, a_5, a_6, a_7 . The values $a'_0, a'_1, a'_2, ..., a'_7$ are in sparse form, and a' is a sparse a. We need the following lookup tables:

- 1. SHA-512 9NORMALIZE7: Read a_i to a'_i
- 2. SHA-512 7NORMALIZE7: Read a_i to a'_i
- 3. SHA-512 7ROT4 32: Read a'_2 to r_2
- 4. **SHA-512 9ROT4 32**: Read a'_5 to r_3

	w_1	w_2	w_3	w_4	w_o
j + 0	a_0	a_1	a_2	a_3	a_4
j + 1	a'_0	a'_1	a_2'	a_3'	a
j+2	a_5	a_6	a_7	a_4'	Σ_1
j + 0 j + 1 j + 2 j + 3	a_5'	a_6'	a_7'	r_1	r_2

Sparse map gate constraints:

$$\begin{split} w_{o,j+1} &= w_{1,j} + w_{2,j} \cdot 2^7 + w_{3,j} \cdot 2^{7\cdot2} + w_{4,j} \cdot 2^{7\cdot3} + w_{o,j} \cdot 2^{7\cdot4} + w_{1,j+2} \cdot 2^{7\cdot4+9} + w_{2,j+2} \cdot 2^{7\cdot4+9\cdot2} + w_{3,j+2} \cdot 2^{7\cdot4+9\cdot3} \\ w_{o,j+2} &= w_{3,j+1} + w_{4,j+1} \cdot 7^7 + w_{4,j+2} \cdot 7^{7\cdot2} + w_{1,j+3} \cdot 7^{7\cdot2+9} + w_{2,j+3} \cdot 7^{7\cdot2+9\cdot2} + w_{3,j+3} \cdot 7^{9\cdot3+7\cdot2} + w_{1,j+1} \cdot 7^{9\cdot4+7\cdot2} + w_{2,j+1} \cdot 7^{9\cdot4+7\cdot3} + w_{1,j+1} \cdot 7^{64-18} + w_{2,j+1} \cdot 7^{64+(7-18)} + w_{4,j+1} \cdot 7^{7\cdot3-18} + w_{4,j+2} \cdot 7^{7\cdot4-18} + w_{1,j+3} \cdot 7^{7\cdot4+9-18} + w_{2,j+3} \cdot 7^{7\cdot4+9\cdot2-18} + w_{3,j+3} \cdot 7^{7\cdot4+9\cdot3-18} + w_{1,j+1} \cdot 7^{64-41} + w_{2,j+1} \cdot 7^{64+(7-41)} + w_{3,j+1} \cdot 7^{64+(7\cdot2-41)} + w_{4,j+1} \cdot 7^{64+(7\cdot3-41)} + w_{4,j+2} \cdot 7^{64+(7\cdot3+9-41)} + w_{2,j+3} \cdot 7^{64+(7\cdot3+9\cdot2-41)} + w_{3,j+3} \cdot 7^{7\cdot3+9\cdot3-41} + w_{4,j+3} + w_{o,j+3} + w_{4,j+1} \cdot 7^{64+(7\cdot3-41)} + w_{4,j+2} \cdot 7^{64+(7\cdot3+9-41)} + w_{2,j+3} \cdot 7^{64+(7\cdot3+9\cdot2-41)} + w_{3,j+3} \cdot 7^{7\cdot3+9\cdot3-41} + w_{4,j+3} + w_{o,j+3} + w_{4,j+1} \cdot 7^{64+(7\cdot3-41)} + w_{4,j+2} \cdot 7^{64+(7\cdot3-41)} + w_{4,j+2} \cdot 7^{64+(7\cdot3+9-2-41)} + w_{4,j+3} \cdot 7^{7\cdot3+9\cdot3-41} + w_{4,j+3} \cdot 7^{7\cdot3+9\cdot3-41}$$

The sparse values Σ_0 and Σ_1 have to be normalized. We use **SHA256 NORMALIZE4** and **SHA256 NORMALIZE7**. Note, that a' already initialized in the row j-2.

Normalize gate constraints:

$$\begin{split} w_{o,j+2} &= w_{4,j+1} \cdot 256^3 + w_{3,j+1} \cdot 256^2 + w_{2,j+1} \cdot 256 + w_{1,j+1} + w_{1,j+3} \cdot 256^4 \\ &\quad + w_{2,j+3} \cdot 256^5 + w_{3,j+3} \cdot 256^6 + w_{4,j+4} \cdot 256^7 \\ w_{o,j} &= w_{1,j-3} + w_{2,j-3} \cdot 4^7 + w_{3,j-3} \cdot 4^{7\cdot2} + w_{4,j-3} \cdot 4^{7\cdot3} + w_{4,j-2} \cdot 4^{7\cdot4} + w_{1,j-1} \cdot 7^{7\cdot4+9} \\ &\quad + w_{2,j-1} \cdot 7^{7\cdot4+9\cdot2} + w_{2,j-1} \cdot 7^{7\cdot4+9\cdot3} \text{ for maj or ch function. For } \Sigma_1 \text{ replace 4 with 7} \\ &\quad w_{o,j+1} &= \\ w_{o,j-2} - (w_{4,j} \cdot 256^3 + w_{3,j} \cdot 256^2 + w_{2,j} \cdot 256 + w_{1,j} + w_{1,j+3} \cdot 256^4 + w_{2,j+3} \cdot 256^5 + w_{3,j+3} \cdot 256^6 + w_{4,j+4} \cdot 256^7) \\ &\quad 8 \text{ plookup constraints} \end{split}$$

The Maj function contain sparse mapping subcircuit with base 4 for a, b, c. Note, that the sparse chunks of a we already have in Σ_0 in the circuit. The variables b and c were represented in sparse chunks in the previous rounds or it is public inputs.

Sparse map gate constraints:

$$w_{o,j} = w_{1,j} + w_{2,j} + w_{3,j}$$

The sparse values maj have to be normalized. We use **SHA256 MAJ NORMALIZE4** Note, that the sparse maj already initialized in the row j-1.

			w_3		
j + 0	a_0'	a_1'	a_2'	a_3'	acc
j + 1	a_0	a_1	a_2	a_3	0
j+2	a_4'	a_5'	a_6'	a_7'	maj
j+3	a_4	a_5	a_6	a_7	$egin{array}{c} acc \ 0 \ maj \end{array}$

Normalize gate constraints:

$$\begin{split} w_{o,j+2} &= w_{4,j+1} \cdot 256^3 + w_{3,j+1} \cdot 256^2 + w_{2,j+1} \cdot 256 + w_{1,j+1} + w_{1,j+3} \cdot 256^4 \\ &\quad + w_{2,j+3} \cdot 256^5 + w_{3,j+3} \cdot 256^6 + w_{4,j+4} \cdot 256^7 \\ w_{o,j} &= w_{o,j-1} - (w_{4,j} \cdot 256^3 + w_{3,j} \cdot 256^2 + w_{2,j} \cdot 256 + w_{1,j}) \\ w_{o,j+1} &= w_{o,j} - (w_{1,j+3} \cdot 256^4 + w_{2,j+3} \cdot 256^5 + w_{3,j+3} \cdot 256^6 + w_{4,j+4} \cdot 256^7) \\ &\qquad \qquad 8 \text{ plookup constraints} \end{split}$$

The final addition requires one add gate.

The Ch function contain sparse mapping subcircuit with base 7 for e, f, g. Note, that e we already have in the sparse from Σ_1 in the circuit. The variables f and g were represented in sparse form in the previous rounds or it is public inputs.

Sparse map gate constraints:

$$w_{o,j} = w_{1,j} + 2 \cdot w_{2,j} + 3 \cdot w_{3,j}$$

The sparse values ch have to be normalized. Note, that ch already initialized in the row j-1. We use **SHA256 CH NORMALIZE7**

	w_1	w_2	w_3	w_4	w_o
j + 0	a'_0	a'_1	a_2'	a_3'	acc
j + 1	a_0	a_1	a_2	a_3	0
j + 2	a_4'	a_5'	a_6'	a_7'	ch
j+3	a_4	a_5	a_6	a_7	

Normalize gate constraints:

$$\begin{split} w_{o,j+2} &= w_{4,j+1} \cdot 256^3 + w_{3,j+1} \cdot 256^2 + w_{2,j+1} \cdot 256 + w_{1,j+1} + w_{1,j+3} \cdot 256^4 + w_{2,j+3} \cdot 256^5 \\ &\quad + w_{3,j+3} \cdot 256^6 + w_{4,j+4} \cdot 256^7 \\ w_{o,j} &= w_{o,j-1} - \left(w_{4,j} \cdot 256^3 + w_{3,j} \cdot 256^2 + w_{2,j} \cdot 256 + w_{1,j} \right) \\ w_{o,j+1} &= w_{o,j} - \left(w_{1,j+3} \cdot 256^4 + w_{2,j+3} \cdot 256^5 + w_{3,j+3} \cdot 256^6 + w_{4,j+4} \cdot 256^7 \right) \\ &\quad \qquad \qquad 8 \text{ plookup constraints} \end{split}$$

The final addition requires one add gate.

The updating of variables for new rounds costs 10 add gates.

Producing the final hash value costs two add gates.

2.5.4 Poseidon Circuit

Consider a poseidon permutation $F:[0_{\mathbb{F}},I[2],I[3]]\to [O[1],H,O[3]]$ of width 3 and $\alpha=5$. The 1-call sponge function is used:

			w_3		
j + 0	$0_{\mathbb{F}}$	I[2]	$I[3] $ $T_{2,1}$	$T_{1,0}$	$T_{1,1}$
j + 1	$T_{1,2}$	$T_{2,0}$	$T_{2,1}$	$T_{2,2}$	$T_{3,0}$
j + 39	O[1]	H	O[3]	_	_

Constraints:

For 4 rounds:
$$[w_{4,j},w_{o,j},w_{1,j+1}] = [w_{1,j}^5,w_{2,j}^5,w_{3,j}^5] \times M + RC$$
 For 57 rounds:
$$[w_{1,j+4},w_{2,j+4},w_{3,j+4}] = [w_{3,j+3},w_{4,j+3},w_{o,j+3}^5] \times M + RC$$
 For 4 rounds:
$$[w_{2,j+37},w_{3,j+37},w_{4,j+37}] = [w_{4,j+36}^5,w_{o,j+36}^5,w_{1,j+37}^5] \times M + RC$$

2.5.5 Merkle Tree Circuit

Merkle Tree generation for set $\{H_{B_{n_1}},...,H_{B_{n_2}}\}$. Let $k = \lceil \log(n_2 - n_1) \rceil$

- 1. $n = n_2 n_1$
- $2. \ 2^k = n$
- 3. for i from 0 to n-1:
 - 3.1 $T_i := H_i$ // just notation for simplicity, not a real part of the circuit
- 4. for i from 0 to k-1:
 - 4.1 for j from 0 to (n-1)/2:

4.1.1
$$T'_i = \text{hash}(T_{2\cdot i}, T_{2\cdot i+1})$$
. // see Section 2.5.4

$$4.2 \ n = \frac{n}{2}$$

- 4.3 for j from 0 to n-1:
 - 4.3.1 $T_i := T'_i$. // just notation for simplicity, not a real part of the circuit

2.5.6 Ed25519 Circuit

To verify a signature (R, s) on a message M using public key A and a generator B do:

1. Prove that s in the range $L = 2^{252} + 27742317777372353535851937790883648493$.

	w_1	w_2	w_3	w_4	w_o
j + 0	s	z_0	z_1	z_2	z_3
•••					
j + 5	z_{25}				

Constraints:

$$w_{2,i} = w_{1,i} + 2^{253} - L$$

 $w_{2,j}=w_{1,j}+2^{253}-L$ Each $w_{i,k}-2^{10}\cdot w_{next}$, where i=2,..,o for k=0 and i=1,..,o for k=1,..,4 is range-constrained by 10-bits plookup table.

 $w_{1,j+5} \cdot 2^7$ is range-constrained by 10-bits plookup table.

- 2. k = SHA-512(data||R||A||M) // See section ??
- 3. sB? = ?R + kA:
 - 3.1 Fixed-base scalar multiplication circuit is used for sB = S
 - 3.2 One addition is used for S + (-R). The coordinates of R and T = S + (-R) are placed on the last row of fixed-base scalar multiplication circuit. In total, three constraints are used for addition:

$$\begin{aligned} x_t \cdot (1 + dx_s \cdot (-x_r) \cdot y_s \cdot y_r) &= x_s \cdot y_r + (-x_r) \cdot y_s \\ y_t \cdot (1 - dx_s \cdot (-x_r) \cdot y_s \cdot y_r) &= x_s \cdot (-x_r) + y_r \cdot y_s \\ -x_r^2 + y_r^2 &= 1 - d \cdot x_r^2 \cdot y_r^2 \end{aligned}$$

3.3 Variable-base scalar multiplication circuit has to be used in reversed order, where (x_n, y_n) $(x_t, y_t).$

2.5.7Elliptic Curves Arithmetics

WIP

This section instantiates the arithmetic of edwards 25519 curve:

$$-x^2 + y^2 = 1 - (121665/121666) \cdot x^2 \cdot y^2$$

Affine coordinates are used for points. Let d be equal to 121665/121666.

Fixed-base scalar multiplication circuit : We precompute all values $w(B, s, k) = k_i \cdot 8^s B$, where $k_i \in \{0, ...7\}, s \in \{0, ..., 84\}.$

	w_1	w_2	w_3	w_4	$ w_o $
j+0	b_{n-1}	b_{n-2}	b_{n-3}	u_1	acc
j + 1	x_2	y_2	b_{n-6}	u_2	v_1
j+2	b_{n-4}	b_{n-5}	v_2	b_{n-7}	acc
j+3	x_3	y_3	b_{n-8}	b_{n-9}	u_3
j + 4	x_4	y_4	v_3	–	acc
j + 84	–	_	v_{85}	–	–

Define the following functions:

$$\begin{array}{l} 1. \ \phi_1: (x_1, x_2, x_3, x_4) \mapsto \\ x_3 \cdot (-u_0' \cdot x_2 \cdot x_1 + u_0' \cdot x_1 + u_0' \cdot x_2 - u_0' + u_2' \cdot x_1 \cdot x_2 - u_2' \cdot x_2 + u_4' \cdot x_1 \cdot x_2 - u_4' \cdot x_2 - u_6' \cdot x_1 \cdot x_2 + u_1' \cdot x_2 \cdot x_1 - u_1' \cdot x_1 - u_1' \cdot x_2 + u_1' - u_3' \cdot x_1 \cdot x_2 + u_3' \cdot x_2 - u_5' \cdot x_1 \cdot x_2 + u_5' \cdot x_2 + u_7' \cdot x_1 \cdot x_2) - (x_4 - u_0' \cdot x_2 \cdot x_1 + u_0' \cdot x_1 + u_0' \cdot x_2 - u_0' + u_2' \cdot x_1 \cdot x_2 - u_2' \cdot x_2 + u_4' \cdot x_1 \cdot x_2 - u_4' \cdot x_2 - u_6' \cdot x_1 \cdot x_2) \end{array}$$

16

- $2. \ \phi_2: (x_1, x_2, x_3, x_4) \mapsto \\ x_3 \cdot (-v_0' \cdot x_2 \cdot x_1 + v_0' \cdot x_1 + v_0' \cdot x_2 v_0' + v_2' \cdot x_1 \cdot x_2 v_2' \cdot x_2 + v_4' \cdot x_1 \cdot x_2 v_4' \cdot x_2 v_6' \cdot x_1 \cdot x_2 + v_1' \cdot x_2 \cdot x_1 v_1' \cdot x_1 v_1' \cdot x_2 + v_1' v_3' \cdot x_1 \cdot x_2 + v_3' \cdot x_2 v_5' \cdot x_1 \cdot x_2 + v_5' \cdot x_2 + v_7' \cdot x_1 \cdot x_2) (x_4 v_0' \cdot x_2 \cdot x_1 + v_0' \cdot x_1 + v_0' \cdot x_2 v_0' + v_2' \cdot x_1 \cdot x_2 v_2' \cdot x_2 + v_4' \cdot x_1 \cdot x_2 v_4' \cdot x_2 v_6' \cdot x_1 \cdot x_2)$
- 3. $\phi_3: (x_1, x_2, x_3, x_4, x_5, x_6) \mapsto x_1 \cdot (1 + d \cdot x_3 \cdot x_4 \cdot x_5 \cdot x_6) (x_3 \cdot x_6 + x_4 \cdot x_5)$
- 4. $\phi_4: (x_1, x_2, x_3, x_4, x_5, x_6) \mapsto x_2 \cdot (1 d \cdot x_3 \cdot x_4 \cdot x_5 \cdot x_6) (x_3 \cdot x_5 + x_4 \cdot x_6)$

Constraints:

- For j + 0:
 - $w_{o,j} = w_{1,j} \cdot 2^2 + w_{2,j} \cdot 2 + w_{3,j}$
 - $\phi_3(w_{1,j+1}, w_{2,j+1}, w_{4,j}, w_{o,j+1}, w_{4,j+1}, w_{3,j+2}) = 0$
 - $\phi_4(w_{1,j+1}, w_{2,j+1}, w_{4,j}, w_{o,j+1}, w_{4,j+1}, w_{3,j+2}) = 0$
- For j + z, $z \equiv 0 \mod 5$, $z \neq 0$:
 - $w_{o,i+z} = w_{1,i+z} \cdot 2^2 + w_{2,i+z} \cdot 2 + w_{3,i+z} + w_{o,i+z-1} \cdot 2^3$
 - $\phi_1(w_{1,j+z}, w_{2,j+z}, w_{3,j+z}, w_{4,j+z}) = 0$, where $(u'_i, v'_i) = w(B, 3 \cdot (\frac{z}{\epsilon}), i)$
 - $\phi_2(w_{1,j+z}, w_{2,j+z}, w_{3,j+z}, w_{o,j+z+1}) = 0$, where $(u'_i, v'_i) = w(B, 3 \cdot (\frac{z}{5}), i)$
 - $\phi_3(w_{1,j+z+1},w_{2,j+z+1},w_{1,j+z-1},w_{2,j+z-1},w_{4,j+z+1},w_{3,j+z+2})=0$
 - $\phi_4(w_{1,j+z+1}, w_{2,j+z+1}, w_{1,j+z-1}, w_{2,j+z-1}, w_{4,j+z+1}, w_{3,j+z+2}) = 0$
- For j + z, $z \equiv 2 \mod 5$:
 - $w_{o,j+z} = w_{1,j+z} \cdot 2^2 + w_{2,j+z} \cdot 2 + w_{3,j+z-1} + w_{o,j+z-2} \cdot 2^3$
 - $\phi_1(w_{1,j+z}, w_{2,j+z}, w_{3,j+z-1}, w_{4,j+z-1}) = 0$, where $(u'_i, v'_i) = w(B, 3 \cdot (\frac{z-2}{5}) + 1, i)$
 - $\phi_2(w_{1,j+z}, w_{2,j+z}, w_{3,j+z-1}, w_{3,j+z}) = 0$, where $(u'_i, v'_i) = w(B, 3 \cdot (\frac{z-2}{5}) + 1, i)$
 - $\phi_3(w_{1,j+z+1}, w_{2,j+z+1}, w_{1,j+z-1}, w_{2,j+z-1}, w_{o,j+z+1}, w_{3,j+z+2}) = 0$
 - $\phi_4(w_{1,j+z+1}, w_{2,j+z+1}, w_{1,j+z-1}, w_{2,j+z-1}, w_{0,j+z+1}, w_{3,j+z+2}) = 0$
- For j + z, $z \equiv 3 \mod 5$:
 - $\phi_1(w_{4,j+z-1}, w_{3,j+z}, w_{4,j+z}, w_{o,j+z}) = 0$, where $(u'_i, v'_i) = w(B, 3 \cdot (\frac{z-3}{5}) + 2, i)$
 - $\phi_2(w_{4,j+z-1}, w_{3,j+z}, w_{4,j+z}, w_{3,j+z+1}) = 0$, where $(u_i', v_i') = w(B, 3 \cdot (\frac{z-3}{5}) + 2, i)$
- For j + z, $z \equiv 4 \mod 5$:
 - $w_{o,i+z} = w_{4,i+z-2} \cdot 2^2 + w_{3,i+z-3} \cdot 2 + w_{4,i+z-3} + w_{o,i+z-2} \cdot 2^3$
 - $\phi_3(w_{1,j+z-2}, w_{2,j+z}, w_{1,j+z-1}, w_{2,j+z-1}, w_{4,j+z+1}, w_{o,j+z+2}) = 0$
 - $\phi_4(w_{1,j+z-2}, w_{2,j+z}, w_{1,j+z-1}, w_{2,j+z-1}, w_{4,j+z+1}, w_{o,j+z+2}) = 0$

Variable-base scalar multiplication circuit :

	w_1	w_2	w_3	w_4	w_o
j + 0	b_{n-1}	x_2	y_2	b_{n-2}	acc
j + 1	x_3	y_3	x_4	b_{n-3}	acc
j+2	x_1	y_1	y_4	b_{n-4}	acc
j+3	x_5	y_5	x_6	b_{n-5}	acc
j+4	y_6	x_7	y_7	b_{n-6}	acc
j + 210		x_{n-3}	y_{n-3}	b_2	b
j + 211	x_{n-2}	y_{n-2}	b_1	b_0	x_{n-1}
j + 212	x_1	y_1	y_{n-1}	x_n	y_n

Define the following functions:

- 1. $\phi_1: (b, x_1, y_1, x_2, y_2, x_3) \mapsto x_3 \cdot ((y_1^2 x_1^2) \cdot (2 y_1^2 + x_1^2) + 2dx_1y_1(y_1^2 + x_1^2) \cdot x_2y_2b) (2x_1y_1 \cdot (2 y_1^2 + x_1^2) \cdot (y_2b + (1 b)) + (y_1^2 + x_1^2) \cdot (y_1^2 x_1^2) \cdot x_2b)$
- 2. $\phi_2: (b, x_1, y_1, x_2, y_2, y_3) \mapsto y_3 \cdot ((y_1^2 x_1^2) \cdot (2 y_1^2 + x_1^2) 2dx_1y_1(y_1^2 + x_1^2) \cdot x_2y_2b) (2x_1y_1 \cdot (2 y_1^2 + x_1^2) \cdot x_2b + (y_1^2 + x_1^2) \cdot (y_1^2 x_1^2) \cdot (y_2b + (1 b)))$

Constraints:

- For j + 0:
 - $w_{o,j} = w_{1,j} \cdot 2 + w_{4,j}$
 - $\phi_1(w_{1,j+0}, w_{1,j+2}, w_{2,j+2}, w_{1,j+2}, w_{2,j+2}, w_{2,j+0})$
 - $\phi_2(w_{1,j+0}, w_{1,j+2}, w_{2,j+2}, w_{1,j+2}, w_{2,j+2}, w_{3,j+0})$
- For j + z, $z \equiv 0 \mod 5$, $z \neq 0$:
 - $w_{o,j+z} = w_{1,j+z} \cdot 2 + w_{4,j+z} + w_{o,j+z-1}$
 - $\phi_1(w_{4,j+z}, w_{2,j+z-1}, w_{3,j+z-1}, w_{1,j+z+2}, w_{2,j+z+2}, w_{2,j+z})$
 - $\phi_2(w_{4,j+z}, w_{2,j+z-1}, w_{3,j+z-1}, w_{1,j+z+2}, w_{2,j+z+2}, w_{3,j+z})$
- For j + z, $z \equiv 1 \mod 5$:
 - $w_{o,j+z} = 2 \cdot w_{o,j+z-1} + w_{4,j+z}$
 - $\phi_1(w_{4,j+z-1}, w_{2,j+z-1}, w_{3,j+z-1}, w_{1,j+z+1}, w_{2,j+z+1}, w_{1,j+z})$
 - $\phi_2(w_{4,j+z-1}, w_{2,j+z-1}, w_{3,j+z-1}, w_{1,j+z+1}, w_{2,j+z+1}, w_{2,j+z})$
 - $\phi_1(w_{4,j+z}, w_{1,j+z}, w_{2,j+z}, w_{1,j+z+1}, w_{2,j+z+1}, w_{3,j+z})$
- For j + z, $z \equiv 2 \mod 5$:
 - $w_{o,j+z} = 2 \cdot w_{o,j+z-1} + w_{4,j+z}$
 - $\phi_2(w_{4,j+z-1}, w_{1,j+z-1}, w_{2,j+z-1}, w_{1,j+z}, w_{2,j+z}, w_{3,j+z})$
- For j + z, $z \equiv 3 \mod 5$:
 - $w_{o,j+z} = 2 \cdot w_{o,j+z-1} + w_{4,j+z}$
 - $w_{o,j+z} = 2 \cdot w_{o,j+z-1} + w_{4,j+z}$
 - $\phi_1(w_{4,j+z-1}, w_{3,j+z-2}, w_{3,j+z-1}, w_{1,j+z-1}, w_{2,j+z-1}, w_{1,j+z})$
 - $\phi_2(w_{4,j+z-1}, w_{3,j+z-2}, w_{3,j+z-1}, w_{1,j+z-1}, w_{2,j+z-1}, w_{2,j+z})$
 - $\phi_1(w_{4,j+z}, w_{1,j+z}, w_{2,j+z}, w_{1,j+z-1}, w_{2,j+z-1}, w_{3,j+z})$
- For j + z, $z \equiv 4 \mod 5$:
 - $w_{o,j+z} = 2 \cdot w_{o,j+z-1} + w_{4,j+z}$
 - $\phi_2(w_{4,j+z-1}, w_{1,j+z-1}, w_{2,j+z-1}, w_{1,j+z-2}, w_{2,j+z-2}, w_{1,j+z})$
 - $\phi_1(w_{4,j+z}, w_{3,j+z-1}, w_{1,j+z}, w_{1,j+z-2}, w_{2,j+z-2}, w_{2,j+z})$
 - $\phi_2(w_{4,j+z}, w_{3,j+z-1}, w_{1,j+z}, w_{1,j+z-2}, w_{2,j+z-2}, w_{3,j+z})$

2.5.8 Validator Set Proof Circuit

WIP

Chapter 3

In-EVM State Proof Verifier

This introduces a description for Solana's 'Light-Client' state proof in-EVM verifier. Crucial components which define this part design are:

- $1. \ \ Verification \ architecture \ description.$
- 2. Verification logic API reference.
- 3. Input data structures description.
- 3.1 Verification Logic Architecture
- 3.2 Verification Logic API Reference
- 3.3 Input Data Structures

Bibliography

- 1. Kattis A., Panarin K., Vlasov A. RedShift: Transparent SNARKs from List Polynomial Commitment IOPs. Cryptology ePrint Archive, Report 2019/1400. 2019. https://ia.cr/2019/1400.
- Gabizon A., Williamson Z. J., Ciobotaru O. PLONK: Permutations over Lagrange-bases for Oecumenical Noninteractive arguments of Knowledge. Cryptology ePrint Archive, Report 2019/953. 2019. https://ia.cr/2019/953.
- 3. Fast Reed-Solomon interactive oracle proofs of proximity / E. Ben-Sasson, I. Bentov, Y. Horesh et al. // 45th international colloquium on automata, languages, and programming (icalp 2018) / Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik. 2018.
- 4. Gabizon A., Williamson Z. J. Proposal: The Turbo-PLONK program syntax for specifying SNARK programs. https://docs.zkproof.org/pages/standards/accepted-workshop3/proposal-turbo_plonk.pdf.
- 5. PLONKish Arithmetization The halo2 book. https://zcash.github.io/halo2/concepts/arithmetization.html.
- 6. Gabizon A., Williamson Z. J. plookup: A simplified polynomial protocol for lookup tables. Cryptology ePrint Archive, Report 2020/315. 2020. https://ia.cr/2020/315.
- 7. Lookup argument The halo2 book. https://zcash.github.io/halo2/design/proving-system/lookup.html.
- 8. Chiesa A., Ojha D., Spooner N. Fractal: Post-Quantum and Transparent Recursive Proofs from Holography. Cryptology ePrint Archive, Report 2019/1076. 2019. https://ia.cr/2019/1076.