

## Solution of Assignment-2

Q.1 . Describe the three key concepts of von Neumann architecture

Sol: The three key concepts of von-Neumann architecture are.

- Data and instructions are stored in a single read-write memory.
- The contents of this memory are addressed by location, without regards to the type of data contained there.
- Execution occurs in a sequential fashion (unless explicitly modified) from one instruction to the next.


Q.2 consider a hypothetical 32-bit microprocessor having 32-bit instruction of two fields: The 1st byte contain the opcode and the remainder the immediate operand or an operand address.

Sol

a. Given:-

32-bit microprocessor

Instruction = 32-bit



a. Since address field = 24-bit (address length)

Maximum directly addressable

$$\begin{aligned}\text{memory capacity} &= 2^{24\text{-bit}} \text{ bytes} \\ &= 2^4 \cdot 2^{20} \text{ bytes} \\ &= 16 \text{ MB}\end{aligned}$$

b (i) Local data bus = 16-bit

Local address bus = 32-bit

Since  $\rightarrow$  To transfer 32-bit add = 1 bus cycle  
address requires

$\rightarrow$  Similarly, 1 bus cycle requires to transfer 16-bit data

so to transfer 24-bit of address using 32-bit local address bus = 1 bus cycle

To transfer 32-bit data using 16-bit local data bus = 2 bus cycle

∴ Total bus cycles requires to transfer instruction & data = 3 bus cycles

(ii) Local data bus = 16-bit

Local address bus = 16-bit

To transfer ~~32~~<sup>24</sup>-bit instruction using 16-bit local add bus = 2 bus cycles

To transfer 32-bit data using 16-bit local data bus = 2 bus cycles

∴ Total bus cycles requires to transfer data & instruction = 4 bus cycles



Q.34 consider a 32-bit microprocessor whose bus cycle is same as 16-bit microprocessor. Assume that, on average, 20% of the operands and instructions are 32-bit long, 40% are 16-bit long & 80% are only 8-bit long. Calculate the improvement achieved when fetching instruction and operands with 32-bit processor.

Solution

Assume that, <sup>we have a mix of 100</sup> ~~no. of~~ instruction & data = 100

Given:-

20% of operands & instructions are 32-bit long

So it is 20 32-bit.

40% of operands & instructions are 16-bit long.

So it is 40 16-bit.

40% of operands & instructions are 8-bit long.

So it is 40 8-bit.

The number of bus cycles needed for 16-bit

$$\text{Processor} = 20 \times 2 + 40 \times 1 + 40 \times 1 = 120$$

The number of bus cycles needed for 32-bit

$$\text{Processor} = 20 + 40 + 40 = 100$$

By calculating the improvement achieved with the 32-bit processor to the 16-bit processor

$$= \frac{120 - 100}{120} \times 100 = \underline{\underline{16.6\%}}$$

Q.15 What are the advantages & disadvantage of logical cache over the physical cache?

Solution:-

Adv of logical cache

- \* cache access speed is faster than physical cache. as cache responds before the MMU performs the address translation.

Disadvantage of Logical cache

- \* Most of the virtual memory systems supply each application with the same virtual memory address space. Thus, the <sup>same</sup> virtual address in two different applications refers to two different physical addresses.

Q.2 :- Discuss the two approaches for handling multiple interrupts.

Soln

Two approaches used <sup>for handling</sup> ~~to deal~~ with multiple interrupts are

- ⇒ Disable interrupt :- Refer class notes
- ⇒ Define priorities for interrupt - Refer class note



Q.6 A cache memory with capacity of  $N$  words and block size of  $B$  words is to be designed. If it is designed as direct mapped cache, the length of the tag is 10 bits. If the cache unit is now designed as 16-way set-associative cache, the length of the tag field is \_\_\_\_\_.

Solution

Given

Tag size = 10-bit for Direct-mapped cache

cache memory size =  $N$  Words

Block size = line size =  $2^w = B$  Words


$$\Rightarrow w = \log_2 B \text{ bits}$$

$$\text{So no of lines in cache} = \frac{\text{Cache size}}{\text{line size}} = \frac{N \text{ Words}}{B \text{ Words}}$$

$$\Rightarrow m = 2^\pi = \frac{N}{B}$$

$$\Rightarrow \pi = \log_2 \left( \frac{N}{B} \right)$$

P.A interpretation using direct-mapped cache



using 16-way set-associative cache

no of lines in a set =  $K = 16$

no of lines in cache =  $m = 2^\pi = \text{no of lines in a set} \times \text{no of sets in a cache}$

$$\Rightarrow \left( \frac{N}{B} \right) = K \times V = 16 \times V$$


$$\Rightarrow V = \left(\frac{N}{B}\right)/16$$

$$\Rightarrow V = 2^d = \left(\frac{N}{B}\right)/16$$

$$\Rightarrow d = \log_2 \left[ \left(\frac{N}{B}\right)/16 \right]$$

Let Tag size in set-associative cache =  $x$ -bits

Then P.A interpretation using set-associative mapping



From (1) & (2)

$$10 + \log_2 \left(\frac{N}{B}\right) = x + \log_2 \left[ \left(\frac{N}{B}\right)/16 \right]$$

$$\Rightarrow 10 + \log_2 \left(\frac{N}{B}\right) = x + \log_2 \left(\frac{N}{B}\right) - \log_2 16$$

$$\Rightarrow 10 = x - \log_2 2^4$$

$$\Rightarrow 10 = x - 4$$

$$\Rightarrow \boxed{x = 14\text{-bit}}$$

Tag size in set-associative cache is 14-bits.



Q.7 An 8-way set-associative cache of size 64KB is used in a system with a 32-bit address. The address is subdivided into TAG, INDEX & BLOCK OFFSET. The number of bits in the TAG is \_\_\_\_.

Solution:

Given:-

For 8-way set-associative cache  
cache size = 64KB

number of lines in one set =  $K = 8$

Physical Address of MM = 32-bit.

Let Line Size = Block size =  $2^w$  bytes

$$\begin{aligned} \rightarrow \text{So } \text{total no of lines in a cache} = m &= \frac{\text{cache size}}{\text{line size}} \\ &= \frac{64 \text{ KB}}{2^w \text{ B}} = \frac{2^6 \times 2^{10} \times 8}{2^w \times 8} \\ &= 2^{16-w} \text{ bytes} \quad \text{--- (1)} \end{aligned}$$

$\rightarrow$  no of lines in a cache = no of sets in cache  $\times$  no of lines in each set.

$$m = U \times K$$

$$\text{From eqn (1) \& (2)} \quad m = 2^d \times 8 \quad \text{--- (2)}$$

$$2^{16-w} = 2^d \times 8$$


$$\Rightarrow 2^{16-w} = 2^d \times 2^3$$

$$\Rightarrow 2^{16-w} = 2^{d+3}$$

$$\Rightarrow 16 - w = d + 3$$

$$\Rightarrow d = 13 - w$$

P.A. interpretation using 8-way set associative cache is



So

$$x + 13 - w + w = 32 - \text{bits}$$

$$\Rightarrow x + 13 = 32$$

$$\Rightarrow \boxed{x = 19}$$

Hence Tag size is 19-bits

Q. 8

Solution

Address	111111	666666	BBBBBB
a. Tag/line/word	11/444/1	66/1999/2	BB/2EEE/3
b. Tag/word	44444/1	199999/2	2EEEEEE/3
c. Tag/set/word number	22/444/1	66/1999/2	177/EEE/3



a. Direct-mapped cache-

tag - 8-bits

line - 14-bits

word - 2-bits

- Starting from ~~left~~<sup>right</sup>, construct the word field by taking 2-bits, line field by taking 14-bits & Tag field by taking 8-bits.
- Write all the field values in hexadecimal format

b. Associative cache:-

tag = 22-bits

word = 2-bits

c. Set-associative cache

tag = 9-bits

Set - 13-bits

word - 2-bits.