Solution of Assignment-2

Q.I. Describe the three key concepts of von Neumann architecture

Sol: The three key concepts of von-Neumann architecture are.

-> Data and instructions are storred in a single read-write Memory.

> The contents of this memory are addressed by location, without regards to the type of data contained there.

> Execution occurs in a sequential fashion (unless explicitely modified) from one instruction to the newl.

2.3 consider a hypothetical 32-bit microprocuser having 32-bit instruction of two fields: The 1st byte contain the opcode and the runainder the insuediate operand or an operand address.

Sol

a. Given !-

32-bil microprocessorc

Instruction = 32-bil

zmmediate copcede
[12rb:34-bil 8-bil

- 32-bil instruction

a. Since address field = 24-bit caddress length)

Monimum directly addressable

nemorcy capacity = 34-bit
= 34 - 30 bytes
= 16 MB

Local data bus = 16-bit

Local address bus = 32-bit

Similarly, 3 1 bus cycle requires to

transfer 16-bit data

so to treanfere 24-bit of address = 1 buscupte using 32-bit local address bus

To treansfere 32-bit date using 16-bit = 2 buscupte local date bus

Eteansfer instrucction 2 data = 3 bus cycles

(ci) Local date bres = 16-bet Local address bres = 16-bet

To treansfere 30-bit instruction using = 2 bus cycles 16-bit local add bus

To transfer 32-bit en dale using = 2 bus cycles

Total bus cycles requeres to = 4 bus cycles transfer data & instruction

cycle is same as 16-bit microprocessor. Assume that, on average, 20% of the operands and einstructions are 32-bit long, 40% are 16-bit long & 80% are only 8-bit long. Calculate the improvement achieved when tetching instruction and operands with 32-bit processor.

Assume that, mos of instruction 2 data estos

Gitven: 20% of operande l'instructions are 32-bit long So il is 20 32-bit-

40% of operands 2 instructions are 16-bit long. So it is 40 16-bit.

40% of operands 2 instructions are 8-bit long. So it is 40 8-bit.

The number of bus cycles needed for 16-bit Processor = 20x2 + 40x1 + 40x1 = 120

The number of bus eyeles needed for 32-bit

PROCESSOR = 20+40+40 = 100

By calculating the improvement achieved with the 32-bit processor to the 16-bit processor

 $= \frac{120 - 100}{120} \times 100 = 16.6\%$

2.95 What are the advantages & disadvantage of logical cache over the physical cache ?

Solvetion!

Adv of logical cache

* cache access speed is faster.

Than physical cache as cache responds

before the MMU performs the address

translation.

Disadvantage of Logical cache

* Most of the viretual memory systems supply each application with the same veretual memory address space.

Thus, the same address in two different application refers to two different physical address.

Q:2: Discuss the two approaches for handling multiple intercruepts.

Solo for handling mulliple to deal with mulliple intercepts are

=> Disable intercrept: Refere Class notes

=> Define préoreitées forc entercreepl - Réfer class

Q.6 A cache memory with capacity of N words and block size of B worlds is lo be designed If it is designed as direct mapped eache, the length of the tag is lobets. If the cache weit is now designed as 16-way set-associative cache, the length of the tag field is

Solution De Tag sixe = 10-bil for Direct-mapped cache memory sixe = Nwords = cache Gièves

Block Size = line size = & = Bwords => W= log a B bits

So no of lenes en cache = Mache Sixe N worlds B words

 \Rightarrow m = $\theta = \frac{N}{B}$

=> TC = loga(N)

interepretation using direct-mapped eache

Tag Line world 10-bit loga (N) loga W

Using 16-way set-associative cache

no of lines in a set = K=16

no of lines in cache = m = ar = no of lines in a set x no of set

= KXU

$$\Rightarrow v = \left(\frac{N_B}{B}\right)/16$$

$$\Rightarrow v = d = \left(\frac{N_B}{B}\right)/16$$

$$\Rightarrow d = \frac{\log_2(N_B)}{2\log_2(N_B)}/16$$

Let Tag size en set-associative cache = x-bets
Then P.A intereprehalion using set-associative mapping

From (1) 2(2)

$$10 + \log_{a}(\frac{N}{B}) = x + \log_{a}(\frac{N}{B})/16$$

$$\Rightarrow 10 = x - 4$$

$$\Rightarrow x = 14 - bet$$

An 8-way set-associative cache of size 64KB is used in a system with a 32-bit address. The address es subdéveded ento TAG, INDEX & BLOCK OFFSET. The numbers of bits in the TAG is-Solution! Gieven! Forc 8-way sel-associative cache cache sèxe = 64KB Doncember of lines en one set = K=8 Physical Address of MM = 32-bet. Let Line Sixe = Block Sixe = g bits.byles -> so no of lines in a cache = m = cache size line Size = 64 KB = 6 10 30 B = 2 x2 x4 20 B = 2 x2 x4 20 B → no of lines in a cache = no of sets x no of lines in eache x no of lines in each set. = gd x 8 From egn O & D

 $eq^{n} \bigcirc 2 \bigcirc m = g^{d} \times 8$ $= g^{n} \otimes g^{n} = g^{n} \times g^{n}$ $= g^{n} \otimes g^{n} = g^{n} \otimes g^{n} = g^{n} \times g^{n}$ $= g^{n} \otimes g^{n} = g^{n} \otimes g^{n} = g^{n} \otimes g^{n}$ $= g^{n} \otimes g^{n} = g^{n} \otimes g^{n} \otimes g^{n} \otimes g^{n} = g^{n} \otimes g^{$

P. A. interepretation cering 8-way set associative cache

So

$$n+13-w+10=32-bits$$

 $\Rightarrow a+13=32$
 $\Rightarrow n=19$
Hence Tag Size is 19-bits

Address a. Tag/Eine/work	111111	666666	BBBBBB BB/2EEE/3
b. Tag/world	44444/1	199999/2	2EEEEE/3
C. Tag/set/World	22/444/1	66/1999/2	177/EEE/3

a. Direct-mapped cache-

tag - 8-bets line - 14-bets word - 2-bets

- Starting from him, construed the word field by taking 3-bits, line field by taking 14-bits.

 2 Tag field by taking 8-bits.
- · Write all the field value in henadecimal format

b. Associative cache:

tag = 22-bits word = 2-bits

c. Set-associative cache

tag= 9-bets Set - 13-bets world - 2-bets.