

```
1. Find physical address of word 2 of block
          111110
   8.1 16 hib main memory to mapped into 64 kb onche memory using direct mapping function
     A 16 mb History - line after 4 bytes.

Nill block size + line after 4 bytes.
          Hock size . 48
                                    16 MB .
          No of blocks .
         No of his used to identify 1 block -
                  N = Q bits
                 5 - 24 - 2 - R2 bits
         Line size = 4B
                                                    16 K
                                      64 KB
                                                . 24 x 2 10
                                      48
           Line identifier = r = 14 bits
            Tag . s-t ?
                                     8 bits
  a) Identify the tag number, line number and word number for the given memory address.
            Memory address
                                                                              no
                                                  Word
                 FF0004
                                                                            0001 0
                                                               FF4
            111 111 | 0000 0000 0000 0100 1 W-0
                                                                           10111111111
            160004N
                                             Word
                                                                          0001
      0001 0110 0000 0000 0000 0 1000
  Advantage of direct mapping: simple and inexpensive method
   Disadvantage: If processor keeps reference over data words that match to the same line number then the blocks continuously swap in the cache, which increase the miss penalty or decrease the hit ratio (thrashing).
                The solution to this problem is victim cache.
→ Vietim cache: ). Based on the concept to remember what was discarded in please it is needed again". Such recycling is possible by using a victim cache which is based on fully associative mapping technique.
                    i). It is a fully associative cache whose size is 4 to 16 lines.
). It or we comes the disadvantage of direct mapping by permitting each memory block to be
i boded into any line of cache.

i) The physical address of dataword is interpreted as:

Address
                                                                          Address length - stw
                                                                    No. of addressable unit (MM size) = 2 stw
                                                                   Block size = line size = 2" words / bytes
                                                                      5 = block identifier bile
                                                                     w = word identifier bils
                                                              No. of cache lines = undefined
                                                                   tags = s bits
                                                              No. of blocks - 29
```

Q: Find the tag & word number for the given address.) 16 339C" 058CE74 16339 C 0001 0110 0011 0011 1001 1100 D. More flexible, as one main memory block can be placed into any cache line. D. More flexible, as one main memory bluck the tags of all the lines in parallel Disadvantage:) It requires complex circuitary to examine the tags of all the lines in parallel i) . Time consuming process - Set - Associative Mapping: data T (set 0) Main Memory B₀ e, Klines (set 1) Bą Tag data klines (set 2) V- set associative mapping Generalization: D. Address length = (stw) bytes PA is interpreted as: i). No. of additional unils (mm size) = 2 stw in). Block stre = Line size = 2" words / bytes
in). No. of blocks in MM = 2 stw = 2 stw w bits i). No. of blocks in MM = of s: block identifier bits · Address length w: word identifier bits (stw) bits . No. of lines in set in cache = k lines vi). No. of sets in cache = v = 2d 1x). Size of cache = no. of lines x line size d : bils used to identify each set viii). No. of lines in coche = kxv = kx 2d = Kx2dxaW . If v = no. of sets in cache K x 2 W+d k = 00. of lines in each set total no. of lines: m = k x V . One MM block is mapped into any line of a specific (format) set using the formula 1 = j % V where j = MM block i = coche set number

Advantage:

. Sel-associative mapping combines the strength of both direct and associative mapping by reducing their disadvantages.

```
Problems from ch-y:
   Total not of lines in rache : m = 64
   no. of blocks in MM . 4k = 2 x 2 10 = 2 blocks
   Block identifier (s) . 12 bits
 Block size = line size = 128 words = 27 words
W = word identifier bils = 7 bils
                             set number identifier
 PA interpretation:
                                      7 bits
4.3: Memory addresss: 1111114
                                                        line
                                                 Tog
                                                       444
                0001 0001 0001 0001 0001 00 001 - 01 11
   Direct :
                                                   Tag
               0001 0001 0001 0001 0001 0001
                                                  94444
                                                                word
                                                           set
                                                     Tag
                0001 0001 do01 0001 0001 0001 w-01
                                                          444
```

```
a: Suppose an 8 bit data word 11000010. Using the algorithm, generate the codoward.
        m = 8 bit = 11000010
                     0,0,0,0,0,0,0,0,0
       According to inequalify condition, no of check bits needed = 4 bits
                         K = 9 bits (G, C4, G, C1)
          length of codeword - nok - 8+4 - 12 bits
                 12 11 10 9 8 7 6
                                            5
    Pos number: 1100 1011 1010 1001 1000 0111 0110 0101 0100 0011 0010 0001
   Check bit post:
                                                     D<sub>f</sub>
   Data bits:
                                                     1
                                                 Cy
                                          0 1
                              0 Ce 0
                      1 0
            C1 = 3 + 1 1 + + + 9 + 11
               - 10⊕ 1⊕ 0⊕ 600 ⊕ 1
           G - 3 ⊕ 6 ⊕ 7 ⊕ 10 ⊕ 11
              = O ⊕ O ⊕ O ⊕ O ⊕ 1 = A 1
                                            Codeword = 1 1 0 0 0 0 0 1 0 1 10
          Cy - 5 @ 8 @ + @ 12
              = 1 0 0 0 0 0 1 · 0
          C_8 = 4 \oplus 10 \oplus 11 \oplus 12= 0 \oplus 0 \oplus 1 \oplus 1 = 0
→ Code correction:
Q: Suppose the codeword is received 1100010. Determine whether error is occured:
   b. Determine the position of error and also generate the correct code word.
Soft: a) . Received codeword: 1100010
         codeword length = 7 bits
         data bits, n . 4bits
        Check bits = 7 - 4 = 3 bits ((4, 6, 9, 9)
                                m = 1100
            1 1 0 0 0 1 0
                                Kold = [ 4 5 4]
            0, 0, 05 04 03 03 01
                       Co C1
                                   = [010]
   Defermine the new check buts for the received data bits
          C1 = 3 0 5 0 7
             = 0 0 0 0 1 = A 1
          & ≈ 3 ⊕ 6 ⊕ 4 = 0 ⊕ 1 ⊕ 1 = 0
         C4 = 5 + 6 + = 0 + 1 + 1 = 0
    know = [4 & 4] = [0 01]
  Compute the syndrome by XORing knew and kad.
        S = Knew & Kold =
                              1010
                                011 # 0, error has been detected.
  Error position: decimal equivalent of syndrome (6) indicates the error position:
                 011 -> 3rd position
  Carrect code word: 1100110
```

3). If the syndrome contains all 0, no error has been detected.

11). If syndrome contains one and only one bit 1, then error has been detected and detected in the parity / check bits. So no need to correct data bits.

11). If syndrome contains more than one bit set to 1, then the numerical value/decimal value of the syndrome indicates the position of data bit error.

This data bit is inverted for correction.

```
0. For the 8 bil word 001110001, check bits stored: 0111. Suppose, when the word is
  read from the memory, the check bils calculated to be $ 1101. What is the data word that was read from the memory?
       kold = 0111
601°
       knew - 1101
                               1010 # 0, error has been detected
      position of error: 10th pos
         m = 000110001 -> 000110001
a. How many check bits are needed for the herning error code is used in a 1024-bit data word?
      m = 1024 BH
     using inequality condition:
                   (Hs : 1023
RHs : 1024 + 10 = 1034
     IF K = 10:
                  LHS & RHS
                         2"-1 - 2047
                         mtk - 1024+11 = 1035
                ) LHs ≥ RHs
Q. di) evelop an SEC (single error correcting) code for 16 bit data word. Generate the code for
  the dataword 0101000000111001.
  b) show that the code will correctly identify an error in data bit 5.
```

H: EXTERNAL MEMORY - RAID: Redundant array of Independent dieks.). To increase the overall performance of the system, we need to improve the performance of another component, i.e. disks. i). The term RAID was originally coined in a paper by a group of researchers at the University of California in Berkoley.

M) Consists of 7 levels: RAIDO - RAID 6 19) Levels designate different hierarchial characteristics which are shared by all the levels. · Level O(stripping): D. Divides data into block units and writes them in a dispersed manner across all disks. 1) As data is placed on every disk, so it is called striping. m) Reliability: O There is no duplication of data. Hence a block once lost cannot be recovered. Reliability: O There is no application to being used to store data. Since there is no application is capacity: N * B. The entire space is being used to store data. Since there is no application N disks each having B blocks are fully utilized. Advantage: 1). Easy to implement b. Utilizes the slorage capacity in a better way. Disadvantage: a). A single drive loss cap result in the complete failure of the system. b). Not a good choice for a critical system. D. Redundancy is achieved by the simple expedient of duplicating all the data.

1) Data stripping is used but each logical strip is mapped to two separate physical disks so that every disk in the array has a mirror disk that contains the same data. · Level 1 (Mirroring): in). RAID 1 can also be implemented without data striping, 1). Reliability: 1 to 11/2. I disk failure can be handled for certain because blocks of that disk would have duplicates on some other disk. 2). Capacity: N*B/2. Only half the space is being used to store data. The other half is just a mirror of the already stored data. Advantage: a). It covers complete redundancy b. It can increase data security and speed. Disadvantuge: o). Highly expensive b). Storage copacity is less. · Level 2 (Bit-level stripping with Dedicated Parity): D. This uses bit level stripping (instead of striping the blocks across the disks, it strips the bits 1). You need two groups of draks. One group of disks are used to write the data, another group across the disks). is used to write the error correction codes. 11). This uses Hamming error correction code (Ecc) and stores this information in the redundancy iv). When data is written to the disks, it calculates the ECC code for the data on the fly, and strips the data bits to the glota - disks and writes the Ecc code to the redundancy disks.). When dala is read from the disks, it also reads the corresponding Ecc code from the redundancy disks, and checks whether the data is consistent! It required, it makes appropriate corrections on the fty. Advantages: a), In case of error correction, it uses hamming code. b. It uses one designated drive to store parity.

Disodvantages: a). It has a complex structure and high cost due to extra drive.

b). It requires an extra drive for error correction.

o, it requires to easily and are

Level 3 (Byte-Level Stripping with Dedicated farity):

1) This uses byte level stripping (instead of striping the blocks across the disks, if strips the byles across the disks).

1) Uses multiple data disks, and a dedicated disk to store parity.


1). Uses multiple data can be transferred in bulk.

Advantages:

1) Data can be accessed in parallel.

1) In case of small-size files, if performs slowly.

Level 4 (Block-level Stripping with Dedicated Parity):



Interactive system: User/programmer interact directly with the computer by giving request for the execution of a program.

Batched system: D. Opposite to interactive system

Batched system: D. Opposite to interactive system

D. User programs is batched logether with programs from other users and submitted by computer operator.

Submitted by computer operator.

e.g: resident monitor

uni time programing: System runs on only one program at a time.

Interpretation of the processor busy by executing multiple multiple programs at a time.

```
CH: COMPUTER ARTTHMETIC
Multiplication of unsigned binary Integers:
a: 9x3 => 1001}n-bit
          1001
        1001
                   partial
                  product
      0000
     0000
     0011011
             product = 2n bits
```

froblems: D. Straightforward multiplication will not work when multiplicand/multiplier is negative. 1). Straight contribution of the negation multiplicand as a partial product must be negative number in. Each an product. on a our treated as unsigned number, then multiplication (9×3 = 2) produces correct result.


ii). If they are treated as the complement of (+), then the multiplication If may is treated as the complement of (+), then the multiplication produce wrong result.

P. A number of way out of dilamma. n number of convert both the numbers as positive numbers, perform multiplication of than carry une may have a complement of the result of signed both the numbers are different.

A = 0000 (4 bit

One most common method is Booth's algorithm. 3. Benefit of speeding up the multiplication process relative to straightforward method.

- Flowchart of Booth's algorithm:



```
Q: Perform 7x3 using Book's algorithm with 4-bit
                                                             binary integer
                  A step
       Count
                                                        M
                                                                 10
                                                      0111
                                     0011
               Initialization 0000
                                                                11
                                                      0111
       C = 3
                 10
                                     00 11
                             1001
                                                      0111
                                     1001
                             1000
                                                               01
                                                     0111
                                     0100
                            1110
       C = 2
                                                    0111
                                   0100
                                                              00
       C= 1
                            0101
                                                   0111
                                   1010
                           0010
                                                   0111
                                   0101
                           0001
      C = 0
               FNO : - (00010101)
-> Hooting - point Number Representation:
. With a fixed notation (23 complement) it is possible to represent both positive and negative numbers
. By assuming a fixed binary/redix point, the format allows the representation of the numbers
  with tractional components as well.
  limitation:
 · Very large numbers can't be represented.
 . vary small numbers count be represented.
  In general, floating point numbers can be represented as
                 IS + BIE or (-1) + a + BIE
              where s = sign of the number
              s = significant E = tre /-ve (exponent of base b)
 Q: 1.5 x 105
 501"; g = 0, s = 1.5
       B = 10, exponent = 5
> IEEE standard for binary / hoating point number:
. The trooting point representation is defined in IEEE standard 754, adopted in 1985 and revised
 Three types of hearting point format defined by IEEE standard 754.
D. Arithmetic format: a) Uses a 32-bit format.
                      b). Most of the operands/results are defined using this format.
i) Base hormat: a) . Uses a 64 bit format for representation.
                 5. The format covers 5 fp representation: 3 for binary and 2 for decimal whose encoding are specified in this format.
m). Interchange format: Uses 128 bit for representation.
                      me bit
                 8 bil
           1bit
                Case trailing of hactional/
                                                  30 bit (single precion format)
                      significant digit
          1 bit 11 bit
                          52 bit
                          strailing of
                                             64 bit (double precision formect)
                         tractional digit
```


```
1: Convert the following numbers in IEEE standard 754 floating point format?
 1 -1.5
          b. 0.384
                      g. +(1/3R)
do +(1/4)
50 50 D. sign bit - 1 (tepresent a -ve number)
         1) Binary tepresentation: 1.5 - (1.1).
         m). Represent in scientific notation
                  (1) * (1+ F) * B + E
             50 (-1) * 1.1 * 20
        in. Normalized scientific notation representation
           e.g: 0. 0.011 = 1.1x 2-2
               b. 11101 = 1. 1101 x 2
       o) Determine the biased exponent (a fixed value is subtracted from the biased exponent
                                    to get the true exponent;
                                    i.e true exponent = biased exponent - 127)
             0 - Biased exponent - 127
             > Biased exponent = (127)
          Represent biased exponent in 8 bit = (01111111)
        v). Determine the significant bit by removing the leading I from the mantissa.
                (e) * 1.1 * 2°
           41bil-×861> + 03 bil -
               - (BFC000000)H
      b. 0.3M
         sign bit = 0
         Binary representation: 0. 384 x 2 = 0.768
                           0.768 x 2 > 1.536 > (0.384) -> (0.011000)
                           0.536 x 2 = 1.072
                           0.072X2 = 0.144
                           O. 144x 2 = 0.288
                           O. 288 X 2 = 0. 516
        sumtific notation: (-1)0 * 0.011000 * 20
        Normalized scientific notation: (1) * 1 1000 * (0)
         Biased exponent: - & = Biased exponent - 127
                         Biased exponent = 125
        Biased exponent in 8 bit: (0'1111101)
        23 bit
            1 bit 8 bit
                * (3EC0000)H
1. The following number uses the IEEE 32 bit floating point format find out its equivalent
  901. I identify the 3 field from the given 32 bit format
        23 bit
                                       Determine value of sign bit, bias exponent
     1bif 8 bit
     biased exponent = (10000011) => (131), and thre exponent
   n) s = 1 (aign bit)
      the exponent = 131 - 127 = 4
```

m). Substitute these values in normalized scientific notation to get the decimal equivalent


(-1) * (1+F) * B 1 exponent

= (-1) * (1+0.11) * 2 = -1.11 × 2 = -28

14




>Introduction



why peripherals/external devices are not connected directly to the processor:). Data transfer tales are mismalched.

1). Uses different data formats and word length. .

Streeture of 110 module:



Major Functioning of 1/0 modules:). Interface to processor and memory via system bus.

is Interface to one/more peripheral devices.

Classification of 1/0 module:

. 1/0 modules are classified into three categories:

). Homan Readable

n). Machine readable

u) communication . The inturface in 1/0 module is in the form of those signals:

) Control N) Data

The major functions of the 1/0 modele fall into following categories:

1). Control timing

11). Device communication

1). Processor communication

10) Data buffering

. In addition to the processor and set of memory element, the third key element of computer system is a set of 110 modules. Each module interface to the system bus and controls one of more peripheral devices.

Human Readable: suitable ber communicating with computer user.

e.q: video display terminal, monitor, etc.

. Machine Readable: ouitable for communicating with equipment. e.g. magnetic dlak, tape, Bensors & accuators

. Communication: Suitable for communicating with remote decices. e.g. Human readable device such as terminal and Machine readable device / another computer

- Control signals: Determine the function the device will perform such as D. send data to 1/0 module (processor -> 1/0 device) 11). accept data from 1/0 module · Data: The data are in the form of a set of bits to be sent/received from 110 module. . Status signals : Indicate state of the device To show whether the device is ready to accept the data or not. D. Control & timing: Coordinates flow of traffic b/w internal resources and external devices D. Control & timing: Coordinates flow of mand decoding, status reporting, data & address reagnition. Processor communication: Involves command decoding and data Device communication: Involves status information and data M). Data buffering: perform the needed buffering operation to belance device & memory speed. use of 110 Technique: No interrupt interrupt Programmable Interrupt 1/0 to memory the starter driven 1/0 1/0 through processor VO to memory transfer OMA without processor. . Three techniques are possible with 1/0 operations: 2 programmed Vo a). Interrupt driven 1/0 in). Driver memory access 1/0 device Interlacing Peripheial device device . Addressing technique of 110 module: -> memory mapped 1/0 -> 1/0 mapped . 1/0 commands : D. Control i), test u). RD white for many of the site of the sale IV) WR 8255A Programmable peripheral device: PA. Group A Group part A control Group B control Direct & tolon anibolit

1: the of these has also delegated which into the state of the state o
. A.A. Combination of these two pins determine which internal register of 82551 data are written into or read from.
A. 40
0 O > port A
O -> port C
. Chip select: It is an active low input pin which is used to select the chip (8255A) before any date transfer.
. Chip select date transfer. These are active low input. Date is written into 825EA when WR is 0. Date out be RD, WR: read from the 8255A when RD is 0.
RD, WR: These are active low input. Dake he written into 8255A when wk is 0, part to 5 active from the 8255A when RD is 0. RESET: Data 1/0 lines for the device. All the information read from or written into the
Reset: Data 1/0 lines for the device. All the information read from or written into the DO-07: 8055 A via these data lines.
DO-DT: 8055A via these data lines.
cones determines the port A, port B and port C are operating as input/output ports and also determines the mode of operation of each port.
I termines the made of couration of each part.
. 1 V acomp had at XM5 24 :
The little of th
Pco, Pcy, Pcs: handshaking signals for port A Pcs, Pcy, Pcs: handshaking signals for port B
- 0 le but eart / builbut bout
D. Carla to note a whole it well as claimentaine a part if
in). Mode 2: Unly applicable to port A. is acting as handshaking signals for port A when port A is acting as Pco, Pca, Pca: handshaking signals for port A when port A is acting as
Pco, Pca, Pca: nonastrating signeds for port A acting as input port. Pca, Pcy, Pca: handshaking signals when port A acting as input port. Pca, Pca: Input /output port Pca, Pca: Input /output port (don't case)
Per Pet: Input /output port
Fort 8: Import
-> Control Word: D= D6 D5 D4 D3 D9 D4 D0
). Do meant for Pc clower) as input/output port (1 = i/p port, 0 = o/p port)
20. P. as input (putrut port
m). D.: PB as input/output port m). D.: Mode of operation of port B . D. = 0 indicates mode 0 of port B . D. = 1 indicates mode 1 of port B
. B = 0 indicates mode 0 of port B
. 0 = 1 indicates mode 1 of port b
19. O : Peupper as input/output port
Dy: PA as input/output port). Dy: mode of operation of port A . OO - mode of port A
m). Do, Do mode of operation of part "
· 00 - mode 0 of port A
. 01 - mode 1 of port "
. $1x - dont$ care vii). $0_{x} : 0_{x} = 1$ indicates simple V0 mode
Dy = 0, BSR mode
14 - 4, OSK INDICE