	ITER, SIKSHA 'O' ANUSANDHAN (Deemed to be University)			Assignment	
Branch	Computer Science and Engineering		Programme	B.Tech	
Course Name	Computer Organization and Architecture		Semester	IV	
Course Code	EET 2211		Academic Year	2023/Even	
Solution of Assignment-4	Topic-Cache memory, Internal memory, External memory and Input/Output		GP-1		
Learning Level (LL)	L1: Remembering	L3: Applying	L5: Evaluating		
	L2: Understanding	L4: Analyzing	L6: Creating		
Q's	Question s			COs LL	
1	What is the difference between DRAM and SRAM in terms of application?			CO4	L1
	Solution:				
	DRAM	SRAM			
	The presence or absence of charge in a capacitor is interpreted as a binary 1 or 0	Traditional flipflop logic gates are used to store binary 1 or 0			
	Essentially an analog device	Basically, digital devices			
	Cells are smaller and simpler	Cells are not simpler			
	More dense	Less Dense			
	Less expensive	More expensive			
	Used for main memory	Used for cache memory (both on and off-chip)			
Requires the supporting refresh circuitry which Tend to be favoured for large memory	Refresh circuitry is not required				
2	Explain different types of ROM.			CO4	L1
	Solution:				

	<div> <div> <h3>EPROM</h3> <ul style="list-style-type: none"> <li>Erasable programmable read-only memory</li> <li>Erase process can be performed repeatedly</li> <li>More expensive than PROM but it has the advantage of the multiple update capability</li> </ul> </div> <div> <h3>EEPROM</h3> <ul style="list-style-type: none"> <li>Electrically erasable programmable read-only memory</li> <li>Can be written into at any time without erasing prior contents</li> <li>Combines the advantage of non-volatility with the flexibility of being updatable in place</li> <li>More expensive than EPROM</li> </ul> </div> <div> <h3>Flash Memory</h3> <ul style="list-style-type: none"> <li>Intermediate between EPROM and EEPROM in both cost and functionality</li> <li>Uses an electrical erasing technology, does not provide byte-level erasure</li> <li>Microchip is organized so that a section of memory cells are erased in a single action or "flash"</li> </ul> </div> </div>		
3.	<p>How is the syndrome for the Hamming code interpreted?</p> <p><b>Solution:</b></p> <p>The syndrome for the Hamming code is interpreted as follows</p> <ul style="list-style-type: none"> <li>If the syndrome contains all zeros, no error is detected.</li> <li>If the syndrome contains one and only one bit set to 1(i.e. if parity is corrupted), then the error has occurred in one of the check bits. No error correction is needed.</li> <li>If the syndrome contains more than one bit set to 1, then the numerical value of the syndrome indicates the position of the data bit in error. This data bit is inverted for correction.</li> </ul>	CO4	L2
4.	<p>Explain the error correction process in the memory system using a suitable diagram.</p> <p><b>Solution:</b></p> <pre> graph LR     DataIn[Data In M] --&gt; f1[f K Code]     f1 --&gt; Memory[Memory M]     Memory -- M --&gt; f2[f K]     Memory -- K --&gt; Compare[Compare K]     Compare -- K --&gt; f3[f K Syndrome]     f3 --&gt; Corrector[Corrector M]     Corrector -- M --&gt; DataOut[Data Out M]     Corrector -- M --&gt; Memory     Compare -- Error Signal --&gt; Memory   </pre>	CO4	L1

	<ul style="list-style-type: none"><li>• Prior to storing data, a code is generated from the bits in the word.</li><li>• Code is stored along with the data word in memory.</li><li>• Code used to identify and correct errors.</li><li>• When the word is fetched a new code is generated and compared to the stored code.<ul style="list-style-type: none"><li>• No errors detected.</li><li>• An error is detected and it is possible to correct the error.</li><li>• An error is detected, but it is not possible to correct it.</li></ul></li></ul>																																																						
5.	<p>If there are m input lines n output lines for a decoder that is used to uniquely address a byte addressable 1 KB RAM, then the minimum value of m+n is _____.</p> <p>(A) 18 (B) 1034 (C) 10 (D) 1024 [GATE 2020]</p> <p><b>Solution:</b> A Decoder is represented as m x n(2<sup>m</sup>) used to identify a byte address of 1KB RAM. 1KB memory is represented as, 1 KB = 1K x B = 2<sup>10</sup> x 8 = 2<sup>m</sup> x 8. So m = 10 n = 2<sup>m</sup> = 2<sup>10</sup> = 1024 so minimum value of m+n = 10+ 1024 = 1034 , option (B)</p>	CO4	L2																																																				
6.	<p>Suppose an 8-bit data word stored in memory is 11000010. Using the Hamming algorithm, determine what check bits would be stored in memory with the data word. Show how you got your answer.</p> <p>Ans:</p> <p>1. Length of data word =m=8-bits According to inequality condition 2<sup>k</sup> -1 ≥ m+k, no of check bits required is 4 So, k=4-bit (C8, C4, C2, C1) Length of codeword=m+k=12-bit</p> <p>2. Arrange the data bits and check bits in the cord word</p> <table><tr><td>Cord word Position</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td></tr><tr><td>Check bits</td><td></td><td></td><td></td><td></td><td>C8</td><td></td><td></td><td></td><td>C4</td><td></td><td>C2</td><td>C1</td></tr><tr><td>Data bits</td><td>D8</td><td>D7</td><td>D6</td><td>D5</td><td></td><td>D4</td><td>D3</td><td>D2</td><td></td><td>D1</td><td></td><td></td></tr><tr><td></td><td>1</td><td>1</td><td>0</td><td>0</td><td>C8</td><td>0</td><td>0</td><td>1</td><td>C4</td><td>0</td><td>C2</td><td>C1</td></tr></table> <p>3. Check bits can be determined</p> <p>C1= XOR (3,5,7,9,11) = 0 C2 = XOR (3,6,7,10,11) =1 C4 = XOR(5,6,7,12) = 0 C8 = XOR (9,10,11,12) = 0</p>	Cord word Position	12	11	10	9	8	7	6	5	4	3	2	1	Check bits					C8				C4		C2	C1	Data bits	D8	D7	D6	D5		D4	D3	D2		D1				1	1	0	0	C8	0	0	1	C4	0	C2	C1	CO4	L3
Cord word Position	12	11	10	9	8	7	6	5	4	3	2	1																																											
Check bits					C8				C4		C2	C1																																											
Data bits	D8	D7	D6	D5		D4	D3	D2		D1																																													
	1	1	0	0	C8	0	0	1	C4	0	C2	C1																																											
7	<p>For the 8-bit word 00111001, the check bits stored with it would be 0111. Suppose when the word is read from memory, the check bits are calculated to be 1101. What is the data word that was read from memory?</p>	CO4	L3																																																				

Solution:

Cord word Position	12	11	10	9	8	7	6	5	4	3	2	1
Check bits					C 8				C4		C 2	C 1
Data bits	D8	D7	D6	D5		D4	D3	D2		D1		
	0	0	1	1	C 8	1	0	0	C4	1	C 2	C 1

Syndrome =  $K_{old} \text{ xor } K_{new}$

$K_{old} = 0111$

$K_{new} = 1101$

So, Syndrome =  $0111 (+) 1101 = 1010$

Since, Syndrome  $\neq 0$ , so error has been detected. The position of error is the decimal equivalent of the syndrome i.e. 10. The 10<sup>th</sup> position of the codeword is in error.

Correct data word is **00011001**

8. Define and compare the RAID 4,5, and 6 levels with suitable diagrams

CO4

L1

Solution:


**RAID 0:** Non-redundant

**RAID1:** Mirrored; every disk has a mirror disk containing the same data.

**RAID 2:** Redundant via Hamming code; an error-correcting code is calculated across corresponding bits on each data disk, and the bits of the code are stored in the corresponding bit positions on multiple parity disks.

**RAID 3:** Bit-interleaved parity; similar to level 2 but instead of an error-correcting code, a simple parity bit is computed for the set of individual bits in the same position on all of the data disks.

**RAID 4:** Block-interleaved parity; a bit-by-bit parity strip is calculated across corresponding strips on each data disk, and the parity bits are stored in the corresponding strip on the parity disk.



**RAID-4: Block-Level Striping with Dedicated Parity**


**RAID 5:** Block-interleaved distributed parity; similar to level 4 but distributes the parity strips across all disks.



**RAID 5 – Blocks Striped, Distributed Parity.**

**RAID-5: Block-Level Striping with Distributive Parity**

**RAID 6:** Block- interleaved dual distributed parity; two different parity calculations are carried out and stored in separate blocks on different disks.



**RAID 6 – Blocks Striped, Two Distributed Parity.**

**RAID-6: Block-Level Striping with Two Distributive Parity**

9.	<p>Consider a 4-drive, 200 GB-per-drive RAID array. What is the available data storage capacity for each of the RAID levels 0, 1, 3, 4, 5, and 6?</p> <p><b>Solution:</b>  No of disks available =N=4  Capacity of each disk =200GB  For RAID level 0, all the disks are used to store data.  So no of data disk=N= 4  Data storage capacity = no of data disks * capacity of each disk  =4*200GB  = 800GB</p> <p>For RAID level 1, no of data disk=N/2= 2  Data storage capacity = no of data disks * capacity of each disk  =2*200GB  = 400GB</p> <p>For RAID level 3, no of data disk=N-1= 3  Data storage capacity = no of data disks * capacity of each disk  =3*200GB  = 600GB</p> <p>For RAID level 4, no of data disk=N-1= 3  Data storage capacity = no of data disks * capacity of each disk  =3*200GB  = 600GB</p> <p>For RAID level 5, no of data disk=N-1= 3  Data storage capacity = no of data disks * capacity of each disk  =3*200GB  = 600GB</p> <p>For RAID level 4, no of data disk=N-2= 2  Data storage capacity = no of data disks * capacity of each disk  =2*200GB  = 400GB</p>	CO4	L2
10..	<p>What are the major functions of an I/O module?</p> <p><b>Solution:</b>  The major functions of an I/O module are</p> <ul style="list-style-type: none"> <li>● <b>Control and timing</b> <ul style="list-style-type: none"> <li>○ Coordinates the flow of traffic between internal resources and external devices</li> </ul> </li> <li>● <b>Processor communication</b> <ul style="list-style-type: none"> <li>○ Involves command decoding, data, status reporting, address recognition</li> </ul> </li> <li>● <b>Device communication</b> <ul style="list-style-type: none"> <li>○ Involves commands, status information, and data</li> </ul> </li> <li>● <b>Data buffering</b> <ul style="list-style-type: none"> <li>○ Performs the needed buffering operation to balance device and memory speeds</li> </ul> </li> <li>● <b>Error detection</b> <ul style="list-style-type: none"> <li>○ Detects and reports transmission errors</li> </ul> </li> </ul>	CO1	L1

11.	<p>List three broad classifications of external, or peripheral, devices</p> <p>Solution:</p> <p>External device categories</p> <ul style="list-style-type: none"> <li>• <b>Human readable:</b> communicate with the computer user – CRT</li> <li>• <b>Machine-readable:</b> communicate with equipment – disk drive or tape drive</li> <li>• <b>Communication:</b> communicate with remote devices – may be human readable or machine-readable</li> </ul>	CO1	L1																
12.	<p>Explain the different modes of operation of 8255A.</p> <p>Solution:</p> <p>Mode 0: This is the basic I/O mode. Each port (Port A, Port B and Port C) can be designated as input or output port. Data may only be sent to a port if the port is defined as output, and data may only be read from a port if the port is set to input.</p> <p>■ Mode 1: In this mode, ports A and B can be configured as either input or output, and lines from <b>port C serve as control lines for A and B</b>. The control signals serve two principal purposes: “handshaking” and interrupt request. <b>Handshaking</b> is a simple timing mechanism. The control lines used are <b>DATA READY</b> line, to indicate when the data are present on the I/O data lines, <b>ACKNOWLEDGE</b>, indicating that the data have been read and the data lines may be cleared and <b>INTERRUPT REQUEST</b> line to send request to the processor for data transfer.</p> <p>■ Mode 2: This is a bidirectional mode. In this mode, <b>port A can be configured as either the input or output lines</b>. Again, port C lines are used for control signaling for Port A only.</p>	CO1	L1																
13.	<p>Suppose that the 8255A is configured as follows: port A as input, port B as output, and all the bits of port C as output. Show the bits of the control register to define this configuration.</p> <p>Solution:</p> <p><b>Control word Format of 8255A</b></p> <table> <tr> <td>D7</td> <td>D6</td> <td>D5</td> <td>D4</td> <td>D3</td> <td>D2</td> <td>D1</td> <td>D0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> </table>	D7	D6	D5	D4	D3	D2	D1	D0	1	0	0	1	0	0	0	0	CO1	L2
D7	D6	D5	D4	D3	D2	D1	D0												
1	0	0	1	0	0	0	0												
14.	<p>The 8255 Programmable Peripheral Interface is used as described below.</p> <p>(i) An A/D converter is interface to a microprocessor through an 8255. The conversion is initiated by a signal from the 8255 on Port C. A signal on Port C causes data to be strobe into Port A.</p> <p>(ii) Two computers exchange data using a pair of 8255s. Port A works as a bidirectional data port supported by appropriate handshaking signals.</p> <p>The appropriate modes of operation of the 8255 for (i) and (ii) would be</p> <p>(A) Mode 0 for (i) and Mode 1 for (ii)</p> <p>(B) Mode 1 for (i) and Mode 2 for (ii)</p> <p>(C) Mode for (i) and Mode 0 for (ii)</p> <p>(D) Mode 2 for (i) and Mode 1 for (ii)</p> <p style="text-align: right;"><b>[GATE 2004]</b></p> <p>Solution:</p> <p>Option (B)</p>	CO1	L2																

<p><b>15.</b></p>	<p>Explain the use of 82C59A interrupt handler to handle up to 64- I/O request using a suitable diagram.</p> <p>Solution: Figure 7.8 of text book.</p>	<p><b>CO1</b></p>	<p><b>L1</b></p>
-------------------	--	-------------------	------------------