



UNIVERSITEIT•STELLENBOSCH•UNIVERSITY
jou kennisvennoot • your knowledge partner

E344 Assignment 3

Michiel Christiaan van der Berg
22546448

Report submitted in partial fulfilment of the requirements of the module
Design (E) 344 for the degree Baccalaureus in Engineering in the Department of Electrical
and Electronic Engineering at Stellenbosch University.

August 30, 2021



UNIVERSITEIT•STELLENBOSCH•UNIVERSITY
jou kennisvennoot • your knowledge partner

Plagiaatverklaring / *Plagiarism Declaration*

1. Plagiaat is die oorneem en gebruik van die idees, materiaal en ander intellektuele eiendom van ander persone asof dit jou eie werk is.

Plagiarism is the use of ideas, material and other intellectual property of another's work and to present is as my own.

2. Ek erken dat die pleeg van plagiaat 'n strafbare oortreding is aangesien dit 'n vorm van diefstal is.

I agree that plagiarism is a punishable offence because it constitutes theft.

3. Ek verstaan ook dat direkte vertalings plagiaat is.

I also understand that direct translations are plagiarism.

4. Dienooreenkomsdig is alle aanhalings en bydraes vanuit enige bron (ingesluit die internet) volledig verwys (erken). Ek erken dat die woordelikse aanhaal van teks sonder aanhalingstekens (selfs al word die bron volledig erken) plagiaat is.

Accordingly all quotations and contributions from any source whatsoever (including the internet) have been cited fully. I understand that the reproduction of text without quotation marks (even when the source is cited) is plagiarism

5. Ek verklaar dat die werk in hierdie skryfstuk vervat, behalwe waar anders aangedui, my eie oorspronklike werk is en dat ek dit nie vantevore in die geheel of gedeeltelik ingehandig het vir bepunting in hierdie module/werkstuk of 'n ander module/werkstuk nie.

I declare that the work contained in this assignment, except where otherwise stated, is my original work and that I have not previously (in its entirety or in part) submitted it for grading in this module/assignment or another module/assignment.

22546448	
Studentenommer / Student number	Handtekening / Signature
MC van der Berg Voorletters en van / Initials and surname	August 30, 2021 Datum / Date

Contents

Declaration	i
List of Figures	iii
Nomenclature	iv
1. Fuse	1
1.1. Literature	1
1.2. Design	1
2. Undervoltage battery protection	2
2.1. Overview	2
2.2. 5V rail	2
2.3. 5V Voltage regulator	2
2.4. High-side switch	3
2.5. Voltage monitoring with hysteresis design	3
2.5.1. Hysteresis	4
2.6. Circuit diagram	4
2.7. Results	4
Bibliography	7
A. GitHub Activity Heatmap	8
B.	9

List of Figures

A.1. Heatmap of Github activity	8
---	---

Nomenclature

Variables and functions

V_{GS}	Gate to source voltage
$V_{GS(th)}$	Gate to source thevenin voltage
V_{DS}	Drain to source voltage
R	Resistor
V_{CM}	Common mode voltage
V_{DIFF}	Difference Input Voltage
V_{IN}	Input Voltage
V_{REF}	Reference voltage
V_{OUT}	Output voltage
I_D	Drain current

Acronyms and abbreviations

OP-AMP	Operational Amplifier
MOSFET	Metal-Oxide Semiconductor Field-Effect Transistor

Chapter 1

Fuse

1.1. Literature

A fuse is a electric component that is design with the intention of protecting other components, especially against overcurrent conditions. A fuse has a conductive strip build into it that is designed to melt at a specific current value. This stops all current flowing through the fuse and the components on the other side. To allow the electric circuit to fuction again the fuse would have to be replaced with a new one. Fuses are rated in the unit of current:amperes. They are also designed to no amount to any extra resistance in the circuit, until it breaks, then the fuse will function as a open circuit. One thing to note however is that if the fuse is broken and the voltage is high enough(depends on the circuit), a spark could jump the gap of the fuse allow some current to flow through the circuit. This effect could lead to damage to certain components and should be avoided. [1]

1.2. Design

When designing for a fuse to protect the battery [2] the recommended maximum charging current limit should be evaluated. This value for the lead acid battery is sited to be $I_{max} = 1.2A$. Our fuses Ampere rating should thus be lower than I_{max} . Design choice is made to have a fuse with a 1A rating.

As a student we are given 2 options to use RSPro fuses [?] or Littlefuses [?], but as RSPro fuses only consist of fuses rated higher than our required 1A a *Littlefuse* will be used. The only little fuse with the correct rating is the black 1A 0287001 fuse. This fuse has a voltage drop of 176mV. This means that for calcultion purposes the fuse can be neglected.

Chapter 2

Undervoltage battery protection

2.1. Overview

The undervoltage protector circuit should start charging the Battery terminal when the voltage at the battery becomes to low, this will protect the battery and increase the live span of it. The undervoltage circuit will consist of two operational amplifiers, one will function as a Schmidt trigger and will use hysteresis to avoid outputs that oscillate between states. The second operational amplifier will invert the Schmidt triggers output and will be fed into the high side switch design to allow the Battery to be charged or dissipate power, depending on the state of the Battery terminal. A 5V regulator will be designed and be used to supply a constant 5V to the circuit. Voltage division will be used at both of the operational amplifiers to avoid the inputs to them to hit the 5V rail. The high side switch will consist of a npn driver transistor and a pnp switch transistor.

2.2. 5V rail

The first design choice to be made when designing a voltage monitoring circuit out of MCP6241 [3] operational amplifiers is to the rail voltages. Under DC conditions $V_{ss} = 0V$ according to the data sheet [3] and the V_{DD} should be between 1.8V and 5.5V. When monitoring the voltage of the battery terminal, binary logic will be implemented where a 5V represents a 1 and 0V represents a binary value of 0. The middle value where a value of 1 and 0 splits is 2.5V. This value is the V_{cm} of the operational amplifier. Using the equation:

$$V_{cm} = \frac{V_{DD}}{2} \quad (2.1)$$

$$V_{DD} = 5V \quad (2.2)$$

2.3. 5V Voltage regulator

The 5V regulator was designed using the LM2940 1A low dropout regulator using the data sheet. [4] This regulator was chosen because it has a typical output voltage of 5V at $T_{amb} = 25^{\circ}\text{C}$ when the input voltage is between 6.25 and 26V. The input voltage of the regulator should be connected to the battery terminal that will have the required output voltage for the voltage regulator to function properly.

2.4. High-side switch

The design should receive a 5V or a 0V from the voltage monitoring circuit that corresponds to a binary 1 or 0. When the switch receives a 1 the battery will have a voltage below 6V and should therefore be charged by the power supply. The switch should be turned on at this point. If the voltage monitoring circuit returns a 0, the battery will have a voltage larger than 6V and should thus be left to dissipate power. The switch should be off at this point. Because a 1 corresponds to 5V a npn should be used at the terminal of the voltage monitoring circuit. A 2N7000 npn mosfet is chosen for this design [5]. The gate input voltage will be 5V and $V_{GS(th)}=2.1V$ typically with a maximum of $V_{GS(th)}=3V$. Therefore 5V will turn on the transistor sufficiently. But one of the design requirements are that we should use a high side switch, a pnp IRF9Z24N [6]. The npn 2N7000 will function as a driver transistor to the IRF9Z24NPBF. The IRF9Z24NPBF $V_{GS} > V_{GS(th)}$ should thus be on when the 2N7000 is turned on. Considering that battery terminal is going to be below or above the 6V and when the 2N7000 npn is turned on $V_{GS} = -6V$ which is above $V_{GS(th)}=-4$ this requirement is met. A 82Kresistor is placed at the IRF9Z24NPBF pnp's gate and source to allow the voltage between the two nodes to differ.

2.5. Voltage monitoring with hysteresis design

Explain your design of the comparator with hysteresis, taking into account things like common mode voltages, differential voltages, input-to-rail voltages, hysteresis deadband, resistor values and current consumption, etc.

When designing a comparator the rail voltages are designed to be $V_{DD} = 5V$ and $V_{SS} = 0V$ as explained in section 2.3. An inverting comparator is designed. This design has a rail of 5V but this will not be an issue as will be seen the highest value possible is about 3.6, when the battery terminal is 7.2V. The battery terminal is compared with 6.2V. However our source voltage is 5V which is less than 6.2V. Voltage division is thus used to achieve appropriate voltage values. Design choice: 6V will be turned into 3V by making $R4 = 200k\Omega$ and $R5 = 200k\Omega$. 6.2V will be turned into 3.1V. $R2 = 100k\Omega$ is a design choice made. Using voltage division:

$$R1 = \frac{R2}{\frac{3.1}{5}} - R2 \quad (2.3)$$

$$R1 = 61.3k\Omega \quad (2.4)$$

This means:

$$V_{cm} = V_{DD}/2 \quad (2.5)$$

$$V_{cm} = 2.5V \quad (2.6)$$

This is less than $V_{cm(max)}=2.75$ The $V_{Diff(max)} = |V_{DD} - V_{SS}|$:

$$V_{Diff(max)} = 5V \quad (2.7)$$

Our voltage difference is:

$$V_{diff} = 3.1V \quad (2.8)$$

at maximum difference.

2.5.1. Hysteresis

When the input voltage comes really close to the reference voltage the output of a op amp can begin to oscillate between states. This is especially true when the input can be effected by noise. Hysteresis solves this issue by making use of a feedback resistor connected to the V_{ref} node called a hysteresis resistor. When the input voltage is low the output of the operation amplifier will be high. This voltage at the V_{ref} node is slightly higher than it would have been without hysteresis. For the same reason when the output voltage is low V_{ref} will be lower than it would've been without hysteresis. By changing the reference voltage when ever the input voltage is made a state creates a bigger difference between the two voltage not allowing oscillations in the output to occur.

For the design of this circuit the hysteresis resistor is calculated to be $2M\Omega$

The comparators output is pulled high through a $100k\Omega$ resistor connected from the operational amplifiers output to 5V.



The operational amplifier that has been designed so far is known as a Schmitt trigger. It switches at different voltages depending if the input voltage is moving from 0 to 1 or 1 to 0 [7].

A second operational amplifier is also used. This will be a inverting operational amplifier. Voltage division is used again to choose the reference voltage as $V_{REF} = 2.5V$. $R7 = 200k\Omega$ and $R8 = 200k\Omega$ to satisfy this requirement. $R9 = 100k\Omega$ and functions as a pull up resistor to not leave the output hanging. The output terminal of this operational amplifier is then connected the 2N7002 npn transistor. The goal of this operational amplifier is to invert the Schmitt trigger.

2.6. Circuit diagram

2.7. Results

The results are as expected. The Battery terminal switches of at 6.2V as designed for. The current is limited and almost zero.





Bibliography

- [1] A. about circuits, “Fuses,” 2021. [Online]. Available: <https://www.allaboutcircuits.com/textbook/direct-current/chpt-12/fuses/>
- [2] RSPro, “Sealed lead-acid battery,” 2021. [Online]. Available: https://learn.sun.ac.za/pluginfile.php/2876542/mod_resource/content/0/battery.pdf
- [3] Microchip, “Mcp6241,” 2021. [Online]. Available: https://learn.sun.ac.za/pluginfile.php/2893569/mod_resource/content/0/MCP6241.pdf
- [4] LM2940, “Lm2940x,” 2021. [Online]. Available: https://learn.sun.ac.za/pluginfile.php/2876545/mod_resource/content/0/LM2940.pdf
- [5] O. semiconductor, “2n7000,” 2021. [Online]. Available: https://learn.sun.ac.za/pluginfile.php/2876543/mod_resource/content/0/2N7000.pdf
- [6] I. Rectifier, “Irf9z24npbf,” 2021. [Online]. Available: https://learn.sun.ac.za/pluginfile.php/2876541/mod_resource/content/0/IRF9Z24NPBF.pdf
- [7] electronicsnotes, “Schmitt trigger circuit,” 2020. [Online]. Available: https://www.electronics-notes.com/articles/analogue_circuits/operational-amplifier-op-amp/schmitt-trigger.php

Appendix A

GitHub Activity Heatmap




Figure A.1: Heatmap of Github activity

Appendix B

 <p>UNIVERSITEIT•STELLENBOSCH•UNIVERSITY jou kennisvennoot • your knowledge partner</p>	
<p style="text-align: center;">E-design 344 Social Contract</p>	
<p style="text-align: center;">2021</p>	
<p>The purpose of this document is to establish commitment between the student and the organisers of E344. Beyond the commitment made here, it is not binding.</p>	
<p>In the months preceding the term, the lecturer (Thinus Booyens) and the Teaching Assistant (Kurt Coetzer) spent countless hours to prepare for E344 to ensure that you get your money's worth and that you are enabled to learn from the module and demonstrate and be assessed on your skills. We commit to prepare the assignments, to set the tests and assessments fairly, to be reasonably available, and to provide feedback and support as best and fast we can. We will work hard to give you the best opportunity to learn from and pass analogue electronic design E344.</p>	
<p>MC van der Berg</p>	
<p>I, have registered for E344 of my own volition with the intention to learn of and be assessed on the principles of analogue electronic design. Despite the potential publication online of supplementary videos on specific topics, I acknowledge that I am expected to attend the scheduled lectures to make the most of these appointments and learning opportunities. Moreover, I realise I am expected to spend the additional requisite number of hours on E344 as specified in the yearbook.</p>	
<p>I acknowledge that E344 is an important part of my journey to becoming a professional engineer, and that my conduct should be reflective thereof. This includes doing and submitting my own work, working hard, starting on time, and assimilating as much information as possible. It also includes showing respect towards the University's equipment, staff, and their time.</p>	
<p>Prof. MJ Booyens  Student number: 22546448</p>	
<p>Digital signature details: Digitally signed by MJ BOOYSEN Date: 2021.08.04 22:12:45 +02'00'</p>	
<p>Signature: Signature:</p>	
<p>Date: 4 Aug 2021 Date: 15 Augustus 2021</p>	
<p>Digital signature details: Digitally signed by Michiel Christiaan Christiaan van der Berg Date: 2021.08.16 00:26:10 +02'00'</p>	