Język VHDL

dr inż. Jarosław Sugier Jaroslaw.Sugier@pwr.wroc.pl IIAR, pok. 227 C-3

Jednostki i architektury

library UNISIM; -

entity HalfAdder is

end entity HalfAdder;

use UNISIM. VComponents.all;

port (A : in STD_LOGIC;

B : in STD_LOGIC; S : out STD_LOGIC;

C : out STD LOGICY;

architecture Structural of HalfAdder is

architecture DataflowBad of AndNand is

architecture DataflowOK of AndNand is

signal Int And : STD_LOGIC;

Int And <= A and B and C; WY_And <= Int_And; WY Nand <= not Int And;

HDLParsers:1401 - Object WY And of mode OUT can not be read.

WY And <= A and B and C; WY Nand <= not WY And;

begin

begin

end DataflowBad;

end DataflowOK;

Compilation:

Literatura

IS UCiSW I

- Język VHDL: M. Zwoliński(...) / K. Skahill(...) / IEEE Standard 1076 (PWr!)

JS UCiSW 1

- Architektury układów PLD, CPLD: www...; www.xilinx.com
- J. Kalisz "Podstawy elektroniki cyfrowej", WKiŁ
- C. Zieliński "Podstawy projektowania układów cyfrowych", PWN
- J. Baranowski, B. Kalinowski, Z. Nosal "Układy elektroniczne. Cz. 3: Układy i systemy cyfrowe", WNT 1994
- J. Pasierbiński, P. Zbysiński "Układy programowalne w praktyce", WKiŁ
 - T. Łuba (red.) "Synteza układów cyfrowych", WKiŁ
 - Pong P. Chu "RTL hardware design using VHDL", J. Wiley

else

end process; end architecture Behavioral;

end if:

IS UCiSW I architecture Behavioral of HalfAdder is begin process (A, B) begin -- S11m if A /= B then S <= '1'; else S <= '0': end if; -- Carry
if A = '1' and B = '1' then C <= '1';

```
XOR gate : XOR2 port map ( A, B, S );
       AND gate : AND2 port map ( A, B, C );
   end architecture Structural;
   architecture Dataflow of HalfAdder is
       S <= A xor B;
       C \le A and B;
   end architecture Dataflow;
                                                                   JS UCiSW I
Porty i sygnaly
   entity AndNand is
       port ( A : in STD LOGIC;
              B : in STD_LOGIC;
C : in STD_LOGIC;
              WY_And : out STD_LOGIC;
WY_Nand : out STD_LOGIC);
   end AndNand;
```

```
JS UCiSW 1
Klauzula generic
   entity identifier is
      generic ( parameter declarations ); -- optional
      [ declarations ]
                                      -- optional
                                        _ optional
      [ statements ]
   end entity identifier ;
   entity Buf is
     generic ( N : POSITIVE := 8;
                                       -- data width
              Delay : DELAY_LENGTH := 2.5 ns );
      port ( Input : in STD_LOGIC_VECTOR( N-1 downto 0 );
            OE.
                  : in STD LOGIC;
            Output : out STD LOGIC VECTOR( N-1 downto 0 ) );
   end entity Buf;
```

```
JS UCiSW I
                                                                                                                                        JS UCiSW 1
Pakiet STANDARD
                                                                              Wektory i napisy bitowe
type INTEGER is range --usually typical INTEGER-- ;
 subtype NATURAL is INTEGER range 0 to INTEGER'HIGH;
                                                                              type BIT VECTOR is array (NATURAL range <>) of BIT;
 subtype POSITIVE is INTEGER range 1 to INTEGER'HIGH;
 type REAL is range --usually double precision f.p.-- ;
                                                                              signal DataBus : BIT VECTOR( 7 downto 0);
 type BOOLEAN is (FALSE, TRUE);
 type CHARACTER is ( --256 characters-- );
 type STRING is array (POSITIVE range <>) of CHARACTER;
                                                                              DataBus <= "10000000";
 type BIT is ('0', '1');
                                                                              DataBus <= B"1000 0000";
 type TIME is range --implementation defined-- ;
                                                                              DataBus <= X"80";
   units
                                                                              DataBus <= ( '1', '0', '0', '0', '0', '0', '0', '0');
      fs:
                      -- femtosecond
                                                                              DataBus <= ( '1', others => '0' );
      ps = 1000 fs; -- picosecond
                                                                             DataBus <= ( 7 => '1', others => '0' );
      ns = 1000 ps; -- nanosecond
      us = 1000 ns; -- microsecond
                                                                              DataBus <= ( others => '0' );
      ms = 1000 us; -- millisecond
      sec = 1000 ms; -- second
                                                                             HalfByte <= DataBus( 7 downto 4 );</pre>
      min = 60 sec; -- minute
      hr = 60 min; -- hour
                                                                             MSB <= DataBus ( 7 );
   end units;
 subtype DELAY LENGTH is TIME range 0 fs to TIME'HIGH;
                                                           IS UCiSW I
                                                                                                                                       IS UCiSW I
Operatory
                                                                            sll
                                                                                   shift left logical,
                                                                                                      log. array sll integer,
                                                                                                                                    result same
                                                                                   shift right log.,
                                                                                                        log. array srl integer,
                                                                                                                                    result same
                                                                            srl
                          numeric ** integer, result numeric
       exponentiation.
                                                                                   shift left arith.,
                                                                            ela
                                                                                                        log. array sla integer,
                                                                                                                                    result same
       absolute value,
abs
                           abs numeric.
                                                result numeric
                                                                                   shift right arith.,
                                                                            sra
                                                                                                        log. array sra integer,
                                                                                                                                    result same
       complement,
                           not logic or boolean, result same
not
                                                                            rol
                                                                                   rotate left.
                                                                                                        log. array rol integer,
                                                                                                                                    result same
                                                                                   rotate right.
                                                                                                       log. array ror integer,
                                                                            ror
                                                                                                                                    result same
       multiplication,
                           numeric * numeric,
                                                result numeric
       division,
                           numeric / numeric,
                                                result numeric
                                                                                   equality,
                                                                                                                             result boolean
mod
       modulo,
                           integer mod integer.
                                                result integer
                                                                            /=
                                                                                   inequality,
                                                                                                                             result boolean
rem
       remainder.
                           integer rem integer, result integer
                                                                            <
                                                                                   less than,
                                                                                                                             result boolean
                                                                                   less than or equal,
                                                                            <=
                                                                                                                             result boolean
                                                                                   greater than,
                                                                                                                             result boolean
                                                                                   greater than or equal,
                                                                                                                             result boolean
       unary plus,
                           + numeric,
                                                result numeric
       unary minus,
                            - numeric,
                                                result numeric
                                                                                   logical and.
                                                                                                       log. array or boolean,
                                                                                                                                    result same
                                                                                   logical or,
                                                                                                       log. array or boolean,
                                                                                                                                    result same
       addition,
                          numeric + numeric.
                                                result numeric
                                                                            nand
                                                                                   logical nand,
                                                                                                        log. array or boolean,
                                                                                                                                    result same
       subtraction.
                           numeric - numeric,
                                                result numeric
                                                                                   logical nor,
                                                                            nor
                                                                                                        log. array or boolean,
                                                                                                                                    result same
       concatenation,
                           array or element,
                                                result array
                                                                            vor
                                                                                   logical xor.
                                                                                                        log. array or boolean,
                                                                                                                                    result same
                                                                                   logical xnor.
                                                                            xnor
                                                                                                        log. array or boolean,
                                                                                                                                    result same
                                                                                                                                             10
                                                           JS UCiSW 1
                                                                                                                                        JS UCiSW 1
                                                                            Pakiet STD_LOGIC_1164
Operator '&'
                                                                             library IEEE;
                                                                             use IEEE.STD LOGIC 1164.all;
  signal ASCII : STD LOGIC VECTOR( 7 downto 0 );
  signal Digit : STD LOGIC VECTOR( 3 downto 0 );
                                                                             type STD ULOGIC is ( 'U', -- Uninitialized
                                                                                                   'X', -- Forcing Unknown
'0', -- Forcing 0
   (...)
  ASCII <= "0011" & Digit; -- X"3" & Digit;
                                                                                                   '1', -- Forcing 1
                                                                                     U!
                                                                                                   'Z', -- High Impedance
  ASCII <= X"3" & Digit ( 3 ) & Digit ( 2 ) &
                                                                                                   'W', -- Weak
                                                                                                                     Unknown
                        Digit (1) & Digit (0);
                                                                                                   'L', -- Weak
                                                                                                   'H', -- Weak
                                                                                                                     1
                                                                                                         -- Don't care
  -- Shift right (this must be synchronous!):
  ASCII <= '0' & ASCII ( 7 downto 1 );
   -- Arithmetic shift right:
                                                                             \label{type} {\tt STD\_ULOGIC\_VECTOR} \ \ \textbf{is} \ \ \ \textbf{array} \ \ ( \ \ {\tt NATURAL} \ \ \ \textbf{range} \ \ <> \ \ ) \ \ \textbf{of}
                                                                             STD ULOGIC;
  ASCII <= ASCII(7) & ASCII(7 downto 1);
  -- Shift left.
  ASCII <= ASCII( 6 downto 0 ) & '0';
```

12

```
JS UCiSW I
                                                                                                                   JS UCiSW 1
                                                                 constant and table : stdlogic table := (
function resolved ( s : STD ULOGIC VECTOR ) return STD ULOGIC;
                                                                        1 0
                                                                                 0
                                                                                         7.
                                                                                             W
                                                                                                     Н
 constant resolution_table : stdlogic_table := (
                                                                        -- | [] |
                                                                        l U
            x 0
                    1
                       7.
                           W
                               T.
                                                                         'U', 'X', '0', '1', 'X',
                                                                                             'X', '0', '1',
                                                                                                                  1 |
                                                                                                           ),
       'U', 'X', '0', 'X', 'X', 'X', '0', 'X',
                                                                                                        'X' ),
        'X'
                                           ), -- | X |
                                                                         'U', 'X', '0',
                                                                                    'x', 'x', 'x', '0', 'x',
                                                                                                                   W
        'U', 'X', '0', 'X', '0',
                            '0', '0',
                                    101,
                                           ), -- | 0 |
                                                                         L |
        'U', 'X', 'X',
                                '1',
                                    '1',
                                                                                                        'X' ),
                                                                         'U', 'X', '0', '1', 'X', 'X', '0', '1',
                                                                                                                  Н |
                        '1',
                                                                        'U', 'X', '0', '1', 'Z', 'W', 'L', 'H', 'X' ), --
                                    'W',
        'U', 'X', '0', '1', 'W', 'W', 'W',
                                        'X' ),
                                                 W
                                                                 ):
       ('U', 'X', 'O', '1', 'L', 'W', 'L', 'W', 'X'),
                                             -- | L |
                                                                 constant or table : stdlogic table := (
       );
                                                                         (...)
                                                                                                        'X' ),
                                                                        ( 'U', 'X', 'X', '1', 'X', 'X', 'X', '1',
                                                                                                              -- | X |
                                                                        'U', 'X', 'O', '1', 'X', 'X', 'O', '1',
                                                                                                        'X' ), -- | 0 |
                                                                        '1' ),
                                                                                                              -- | 1 |
 -- *** industry standard logic type ***
                                                                        'X' ), -- | Z |
                                                                                                        'X' ), -- | W |
 subtype STD LOGIC is resolved STD ULOGIC;
                                                                        ('U', 'X', '0', '1', 'X', 'X', '0', '1',
                                                                                                         'X' ), -- | L |
 type STD_LOGIC_VECTOR is array ( NATURAL range <>) of STD_LOGIC;
                                                                         '1' ), -- | H |
                                                       13
                                                  IS UCiSW I
                                                                 Przypisanie warunkowe when...else i selektywne with ... select UCISWI
Przypisanie sygnału
                                                                  entity MUX 4 is
 y <= x;
                                                                          port( A, B, C, D : in STD LOGIC;
 y \le (x1 \text{ and } x2) \text{ or } ((x3 \text{ nand } x4) \text{ xor } x5);
                                                                                Sel : in STD LOGIC VECTOR( 1 downto 0 );
                                                                                Y : out STD LOGIC );
                                    厂
                                                                  end MUX 4;
                                      5
                                         _
                                                                  architecture Dataflow of MUX 4 is
y <= inertial x after 4 ns;
                                                                  begin
y <= transport x after 4 ns;
                                                                      Y <= A when Sel = "00" else
                                                                          B when Sel = "01" else
                           C when Sel = "10" else
                                                                                                   D when Sel = "11" else
                                                                           D;
 -- Domyślnie:
                                                                  end Dataflow:
 y <= x;
                     <=> y \le inertial x after 0 ns;
                                                                  architecture Dataflow2 of MUX_4 is
 \dot{y} \ll x after 4 ns; \ll x inertial x after 4 ns;
                                                                  begin
                                                                      with Sel select
 -- Wielokrotna zmiana w reakcji na pojedyńczą
                                                                          Y <= A when "00",
 -- zmianę sygnału:
                                                                              B when "01",
 y <= x after 4 ns, not x after 8 ns;
                                                                               C when "10",
 -- W opisach sekwencyjnych (np. powtarzanych w pętlach):
                                                                               D when others;
 Clk <= '1', '0' after ClkPeriod / 2;
                                                                  end Dataflow2;
                                                  JS UCiSW 1
                                                                                                                   JS UCiSW 1
Instancje komponentów
 entity XOR 2WE is
                             entity AND 2WE is
  generic( Tp : DELAY LENGTH );
                                                                  Instrukcja procesu
                               end XOR 2WE;
                             end AND 2WE;
 architecture A of XOR_2WE is
                             architecture A of AND_2WE is
                                                                   [label:] process [ ( sensitivity list ) ] [ is ]
begin
                             begin
   O <= I1 xor I2 after Tp;
                               O <= I1 and I2 after Tp;
                                                                              [ declarative items ]
 end A;
                                                                               sequential statements
entity HalfAdder is
                                                                           end process [ label ];
architecture Structural of HalfAdder is
   component XOR 2WE is
      generic( Tp : DELAY_LENGTH );
      port ( I1, I2 : in STD_LOGIC; 0 : out STD_LOGIC);
   end component;
   component AND_2WE is
      generic( Tp : DELAY_LENGTH );
port ( I1, I2 : in    STD LOGIC; 0 : out    STD LOGIC);
   end component;
begin
  XOR gate : XOR_2WE generic map( 5 ns ) port map( A, B, S );
  AND_gate : AND_2WE generic map( Tp => 3
                               ns)
                  port map( O=>C, I1=>A, I2=>B );
end architecture Structural;
                                                                                                                        18
```

```
JS UCiSW I
                                                                                                                                         JS UCiSW 1
Sygnaly synchroniczne
                                                                             Clock Enable:
                                                                                                              Asynchronous Clear + Enable:
entity DFF is
                                  entity TFF is
                                                                             entity DFF_E is
                                                                                                               entity DFF_CE is
 port ( D : in STD_LOGIC;
                                              : in STD_LOGIC;
                                    port ( T
                                                                               port(D
                                                                                                                      D : in STD_LOGIC;
Clr : in STD_LOGIC;
                                          Clk : in STD_LOGIC;
        Clk : in STD_LOGIC;
        0
           : out STD_LOGIC );
                                          Q : out STD_LOGIC );
end DFF;
                                  end TFF;
                                                                                     Clk : in STD_LOGIC;
                                                                                                                       CE : in STD_LOGIC;
architecture RTL of DFF is
                                  architecture RTL of TFF is
                                                                                     Q
                                                                                          : out STD_LOGIC );
                                                                                                                      Clk : in STD_LOGIC;
                                    signal Q_int : STD_LOGIC := '0';
                                                                              end DFF E;
                                                                                                                      Q : out STD_LOGIC );
begin
 process ( Clk )
                                  begin
                                                                                                               end DFF_CE;
                                                                             architecture RTL of DFF_E is
                                    Q <= Q int;
                                                                                                               architecture RTL of DFF CE is
                                                                             begin
   if Clk'Event and Clk = '1' then
                                    process ( Clk )
                                                                               process ( Clk )
                                                                                                               begin
    O <= D;
                                                                                                                 process ( Clk, Clr )
                                      if Clk'Event and Clk = '1' then
if T = '1' then
                                                                                begin
   end if:
                                                                                 if rising edge ( Clk ) then
                                                                                                                 begin
 end process:
                                         Q int <= not Q_int;
                                                                                   if CE = '1' then
                                                                                                                   if Clr = '1' then
end architecture
                                        end if;
                                                                                     O <= D;
                                                                                                                     0 <= '0';
                                      end if;
                                                                                    end if;
                                                                                                                   elsif rising_edge(Clk) then
                                     end process;
                                                                                  end if;
                                                                                                                     if CE = '1' then
                                   end architecture
                                                                                end process;
                                                                                                                      O <= D;

    Pakiet STD_LOGIC_1164:

                                                                              end architecture:
                                                                                                                     end if;
                                                                                                                   end if;
  function rising_edge (signal s : STD_ULOGIC) return BOOLEAN;
                                                                                                                 end process;
  function falling_edge (signal s : STD_ULOGIC) return BOOLEAN;
                                                                                                               end architecture;
  if Clk'Event and Clk = '1' then... => if rising_edge(Clk) then...
                                                                                                                                               20
                                                            IS UCiSW I
                                                                                                                                         JS UCiSW 1
  Synchronous Reset + Enable:
                                                                              Rejestr przesuwny:
   entity DFF_RE is
                                                                              entity SReg8b is
     port( D : in STD_LOGIC;
                                                                                   port ( Din : in STD LOGIC;
           Rst : in STD_LOGIC;
                                                                                           Clk : in STD LOGIC;
           CE : in STD_LOGIC;
                                                                                           Q : out STD_LOGIC_VECTOR( 7 downto 0 ) );
           Clk : in STD LOGIC;
           Q : out STD LOGIC );
   end DFF RE;
                                                                              architecture RTL of SReg8b is
```

```
architecture RTL of DFF_RE is
begin
                                                                       begin
 process ( Clk )
                                                                         Q <= iQ;
 begin
                                                                         process ( Clk )
   if rising_edge(Clk) then
                                                                         begin
     if Rst = '1' then
                                                                           if rising edge ( Clk ) then
       Q <= '0';
     elsif CE = '1' then
                                                                            end if;
      O <= D:
     end if:
                                                                         end process;
    end if:
                                                                       end architecture;
  end process;
end architecture;
```

```
signal iQ : STD LOGIC VECTOR( 7 downto 0 );
   iQ( 7 downto 0 ) <= iQ( 6 downto 0 ) & Din;
```

if (CLR='1') then

Q <= '0';

O <= D;

end if;

end process;

end archi;

elsif (G='1') then

```
JS UCiSW 1
Zatrzask:
      entity latches_1 is
         port(G, D : in std_logic;
              Q : out std_logic);
      end latches 1;
      architecture archi of latches_1 is
      begin
         process (G, D)
             if (G='1') then
                  Q <= D;
             end if:
          end process;
      end archi;
```

```
JS UCiSW 1
Zatrzask z asynchronicznym kasowaniem:
     architecture archi of latches_2 is
     begin
        process (CLR, D, G)
```

```
Bufor trójstanowy:

entity three_st_2 is
    port(T: in std_logic;
        I: in std_logic;
        O: out std_logic);
end three_st_2;
architecture archi of three_st_2 is begin
    O <= I when (T='0') else 'Z';
end archi;
```

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity counters_1 is
   port(C, CLR : in std_logic;
       Q : out std_logic_vector(3 downto 0));
end counters 1;
architecture archi of counters_1 is
   signal tmp: std_logic_vector(3 downto 0);
begin
   process (C, CLR)
   begin
       if (CLR='1') then
           tmp <= "0000";
       elsif (C'event and C='1') then
          tmp <= tmp + 1;
       end if;
   end process;
   Q <= tmp;
end archi;
                                                                 26
```

Licznik z asynchronicznym kasowaniem:

JS UCiSW 1

IS UCiSW I

Licznik modulo (i z sygnałem zezwalającym):

IS UCiSW I

Licznik ładowalny:

end counters_3;

begin

entity counters_3 is

port(C, ALOAD : in std_logic;

architecture archi of counters_3 is

if (ALOAD='1') then

tmp <= D;

PROCESS 2

process (C, ALOAD, D)

D : in std_logic_vector(3 downto 0);

signal tmp: std_logic_vector(3 downto 0);

Q : out std_logic_vector(3 downto 0));

```
elsif (C'event and C='1') then
               tmp <= tmp + 1;
           end if:
      end process;
      Q <= tmp;
 end archi;
                                                                        JS UCiSW 1
Maszyny stanów
                     Next
                                                         Output
                                         State

    Outputs

                     State
                                        Register
                                                        Function
      Inputs
                    Function
                           Only for Mealy Machine
```

PROCESS 1

PROCESS 3

30

```
JS UCiSW 1
Licznik rewersyjny:
  entity counters_6 is
      port(C, CLR, UP_DOWN : in std_logic;
           Q : out std_logic_vector(3 downto 0));
  end counters_6;
  architecture archi of counters_6 is
      signal tmp: std_logic_vector(3 downto 0);
  begin
      process (C, CLR)
      begin
          if (CLR='1') then
              tmp <= "0000";
          elsif (C'event and C='1') then
              if (UP_DOWN='1') then
                  tmp <= tmp + 1;
                  tmp <= tmp - 1;
          end if;
      end process;
      Q <= tmp;
  end archi:
```

```
JS UCiSW 1
process2 : process (state, x1)
       next_state <= state;
        case state is
when s1 => if x1='1' then
                                               next_state <= s2;
                                      else
                                                next_state <= s3;
               end 1f;
when s2 => next_state <= s4;
when s3 => next_state <= s4;
when s4 => next_state <= s1;
process3 : process (state)
begin
    case state is
    when s1 => outp <= '1';
    when s2 => outp <= '1';
    when s3 => outp <= '0';
    when s4 => outp <= '0';
    end case;
end process process3;</pre>
                                                                                31
```

IS UCiSW I

-- label required

Procesy

Instrukcja wait:

begin

wait on sig1, sig2;

begin

begin

and hahl.

block_declarative_items __ optional

concurrent statements

end case;

end process process2;

```
Instrukcja generacji
a) for ... generate
 entity FullAdder is
     port ( A, B : in STD_LOGIC_VECTOR( 7 downto 0 );
            CI : in STD_LOGIC;
S : out STD_LOGIC_VECTOR( 7 downto 0 );
             CO : out STD LOGIC);
 end FullAdder;
 architecture Dataflow of FullAdder is
     signal Cint : STD LOGIC VECTOR( 8 downto 0 );
 begin
 1b: for i in 0 to 7 generate
         S(i) <= A(i) xor B(i) xor Cint(i);
          Cint(i + 1) \le (A(i) \text{ and } B(i)) \text{ or }
            ( A(i) and Cint(i) ) or ( B(i) and Cint(i) );
     end generate;
     Cint(0) <= CI;
     CO <= Cint(8);
 end Dataflow;
                                                            32
```

JS UCiSW 1

IS UCiSW I

36

```
JS UCiSW 1
       [ label: ] if condition1 then
                       statements
                  elsif condition2 then \_ optional
                      statements
                  else
                                         statements
                  end if [ label ] ;
architecture DF of MUX 4 is
                                  architecture DF Eq of MUX 4 is
                                  begin
begin
  Y <= A when Sel = "00" else
                                     process ( Sel, A, B, C, D )
      B when Sel = "01" else
                                     begin
       C when Sel = "10" else
                                      if Sel = "00" then
      D when Sel = "11" else
                                          Y <= A;
       'X';
                                       elsif Sel = "01" then
                                          Y <= B;
                                       elsif Sel = "10" then
```

Y <= C;

Y <= D;

Y <= 'X':

else

end DF Eq;

end if;

end process;

elsif Sel = "11" then

library IEEE;

end entity;

entity fsm 3 is

use IEEE.std_logic_1164.all;

outp

architecture behl of fsm_3 is

port (clk, reset, x1 : IN std_logic;

type state_type is (s1,s2,s3,s4);
signal state, next_state: state_type;

state <=\$1;
elsif (clk='1' and clk'Event) then
 state <= next_state;
end if;</pre>

process1: process (clk,reset)

if (reset ='1') then

state <=s1;

end process process1;

b) if ... generate

begin

label: if condition generate

end generate label;

: OUT std_logic);

```
JS UCiSW 1
     [ label: ] case expression is
                 when choice1 =>
                   statements
                 when choice2 => \_ opt.
                   statements
                 statements
                                / covered
               end case [ label ] ;
architecture DF2 of MUX is
                          architecture DF2 Eq of MUX 4 is
begin
                          begin
 with Sel select
                            process ( Sel, A, B, C, D )
   Y <= A when "00",
                            begin
       B when "01",
                              case Sel is
                               when "00" =>
        C when "10",
                                             Y <= A;
       D when "11",
                               when "01" => Y <= B;
                               when "10" => Y <= C;
       'X'when others;
                               when "11" => Y <= D;
end DF2;
                               when others => Y <= 'X';
                              end case;
                            end process;
```

end DF2 Eq;

[label:] process [(sensitivity_list)] [is]

[declarative items]

sequential statements

-- lista wrażliwości

end process [label];

wait until A > B and (S1 or S2);

```
JS UCiSW
                                                                              Cykle symulacji
  [ label: ] loop
                                                                                                               architecture {\tt DFlow} of {\tt Ex1} is
                     statements -- use exit to abort
                                                                                entity Ex1 is
                                                                                                                 signal S : STD_LOGIC;
               end loop [ label ] ;
                                                                                  port(
                                                                                                               begin
                                                                                    A, B : in STD LOGIC;
                                                                                                                S <= A or B;
                                                                                    Y : out );
  [ label: ] for variable in range loop
                                                                                                                 Y <= B xor S;
                                                                                end entity;
                     statements
                                                                                                                end architecture;
               end loop [ label ] ;
                                                                                          A B S Y
                                                                                 Cykl:
                                                                                                             Opis:
  [ label: ] while condition loop
                                                                                 (...)
                    statements
                                                                                          11' '0' '0' '0'
                                                                                 10ns
                                                                                                            (a) A←1 (b) A'event, wyk. S<=...:
               end loop [ label ] ;
                                                                                                                           '1'/10ns na POW S
                                                                              10ns + Δ '1' '0' '1' '0'
                                                                                                            (a) S←1 (b) S'event, wyk. Y<=...:
  next:
                                                                                                                           '1'/10ns na POW Y
  next outer loop; -- label of loop instr.
  next when \overline{A} > B;
                                                                              10ns + 2\Delta '1' '0' '1' '1' (a) Y\leftarrow1 (b) Y'event
  next this_loop when C = D or A > B;
                                                                                                                        (koniec)
                                                                                             process (A, B, S)
  exit;
                                                                                              begin
  exit outer loop;
                                                                                                S <= A or B;
  exit when A > B;
                                                                                               Y <= B xor S;
  exit this loop when C = D or A > B;
                                                                                              end process;
                                                           Q1 UCiSW I
process ( Clk )
                                                                               Przykład:
                                                 Q0
begin
                                                                               Moduł transkodujący otrzymany bajt na dwa znaki ASCII
  \textbf{if} \ \texttt{rising\_edge(Clk)} \ \textbf{then}
                                                                                                                           FSM_SendByte
    Q0 <= Din;
                                                                                                                          ⇒DI
    Q1 <= Q0;
                                                                                                                           DIRdy
                                                                                                                                 DORd
  end if:
                                    Clko
                                                                                                                           Busy
                                                                                                                                 TyRus
end process;
                                                                                                                           Reset
                                                                                                                           Clk
  Cykl
           Clk Din Q0 Q1 Opis:
                                                                                 \textbf{entity} \ \texttt{FSM\_SendByte} \ \textbf{is}
           10' 11' 10' 10'
                                                                                    port ( Clk : in STD LOGIC;
  (...)
           '1' '1' '0' '0'
                                                                                           Reset : in STD LOGIC;
  10ns
                             (a) Clk ← 1
                                                                                           DI : in STD LOGIC VECTOR (7 downto 0);
                              (b) Clk'event, wykonanie procesu:
                                                                                           DIRdy : in STD_LOGIC;
                                  '1'/10ns na POW_Q0,
                                                                                           TxBusy : in STD_LOGIC;
                                  '0'/10ns na POW Q1
                                                                                           DO : out STD_LOGIC_VECTOR (7 downto 0);
10ns + \Delta '1' '1' '1' '0' (a) Q0 \leftarrow 1, Q1 \leftarrow 0
                                                                                           DORdy : out STD_LOGIC;
                                                                                           Busy : out STD_LOGIC );
                              (b) Q0'event, Q1 tylko active
                                                                                end FSM SendByte;
                                         (koniec)
process( Clk, Din, Q0, Q1 )...?
                                                                                 architecture RTL of FSM SendByte is
```

JS UCiSW 1

38

IS UCiSW I

42

```
type state_type is ( sReset, sReady, sWaitH, sSendH,
10ns + \Delta '1' '1' '1' '0' (a) Q0 \leftarrow 1, Q1 \leftarrow 0
                                                                                                                                sWaitL, sSendL );
                               (b) Q0'event, wykonanie procesu:
                                                                                        signal State, NextState : state_type;
                                                                                        signal regDI : STD_LOGIC_VECTOR (7 downto 0);
                                   warunek if niespełniony
                                                                                        signal HalfByte : STD_LOGIC_VECTOR (3 downto 0);
                                         (koniec)
                                                                JS UCiSW 1
                                                                                                                                                     JS UCiSW 1
(...)
                                                                                    -- Next state decoding = process1
begin
                                                                                    process ( State, DIRdy, TxBusy )
                                                                                    begin
  -- Input register (with CE)
  regDI <= DI when rising_edge( Clk ) and State = sReady;</pre>
                                                                                      NextState <= State; -- default
                                       -- SKRÓT PROCESU!
                                                                                      case State is
  -- HalfByte selection
                                                                                        when sReset =>
  HalfByte <= regDI ( 7 downto 4 ) when State = sSendH or
                                                                                          NextState <= sReadv;
                                       State = sWaitL
              else regDI( 3 downto 0 );
                                                                                        when sReady =>
                                                                                         if DIRdy = '1' then
                                                                                                                              when sWaitT. =>
                                                                                            NextState <= sWaitH;
                                                                                                                                if TxBusy = '0' then
  -- State register (with asynchronous reset) = process1
                                                                                          end if;
                                                                                                                                  NextState <= sSendL:
  process ( Clk, Reset )
                                                                                                                                end if;
  begin
                                                                                        when sWaitH =>
    if Reset = '1' then
                                                                                          if TxBusy = '0' then
                                                                                                                              when sSendL =>
      State <= sReset;
                                                                                            NextState <= sSendH;
                                                                                                                                NextState <= sReady;
    elsif rising edge ( Clk ) then
                                                                                          end if:
     State <= NextState;
                                                                                                                            end case;
                                                                                        when sSendH =>
  end process;
                                                                                                                          end process;
```

41

NextState <= sWaitL;

(...)

```
JS UCiSW 1
(...)
   -- Outputs = process3
  with HalfByte select
DO <= X"30" when "0000",</pre>
                                           -- 0-15 => ASCII '0'-'F'
             X"31" when "0001",
X"32" when "0010",
X"33" when "0011",
             X"34" when "0100"
X"35" when "0101"
             X"36" when "0110"
X"37" when "0111"
             X"38" when "1000"
             X"39" when "1001"
             X"41" when "1010"
             X"42" when "1011",
X"43" when "1100",
X"44" when "1101",
             X"45" when "1110"
             X"46" when others;
  DORdy <= '1' when State = sSendH or State = sSendL
               else '0';
  Busy <= '1' when State /= sReady
               else '0':
end RTL;
                                                                                                43
                                                                                       IS UCiSW 1
```

```
--Outputs
  signal DO : STD_LOGIC_VECTOR(7 downto 0);
  signal DORdy : STD_LOGIC;
  signal Busy : STD_LOGIC;
  -- AUX
  constant Tclk : TIME := 1 us / 50; -- MHz
begin
   - Instantiate the Unit Under Test (UUT)
  uut: FSM_SendByte port map(
   Clk => Clk,
   Reset => Reset,
   DI => DI.
   DIRdv => DIRdv.
   TxBusy => TxBusy,
    DO => DO,
   DORdy => DORdy,
   Busy => Busy
  -- Global clock 50MHz
 Clk <= not Clk after Tclk / 2;
 Reset <= '1' after 300 ns, '0' after 300 ns + Tclk;
```

```
JS UCISW I

-- ASCII sink
process
begin
loop
    wait until rising_edge( Clk ) and DORdy = '1';
    TxBusy <= '1';
    wait for 11 * Tclk; -- e.g. 11 * Tclk
    TxBusy <= '0';
    end loop;
    end process;
end architecture;
```

```
JS UCiSW 1
Testbench
entity Test vhd is
end Test vhd;
 architecture behavior of Test_vhd is
   -- component Declaration for the Unit Under Test (UUT)
   component FSM_SendByte
  port (
     Clk : in STD LOGIC;
     Reset : in STD LOGIC;
     DI : in STD_LOGIC_VECTOR(7 downto 0);
     DIRdy : in STD_LOGIC;
     TxBusy : in STD LOGIC;
     DO : out STD_LOGIC_VECTOR(7 downto 0);
     DORdy : out STD_LOGIC;
     Busy : out STD_LOGIC
   end component;
   --Inputs
   signal Clk : STD_LOGIC := '0';
   signal Reset : STD_LOGIC := '0';
  signal DIRdy : STD_LOGIC := '0';
signal TxBusy : STD_LOGIC := '0';
   signal DI : STD_LOGIC_VECTOR(7 downto 0) := (others=>'0');
                                                                           44
                                                                    IS UCiSW 1
     - Byte source
   process
```

```
of STD LOGIC VECTOR( 7 downto 0 );
  variable arrBytes : typeArray := ( X"10", X"20", X"3A", X"4F" );
begin
  wait for 500 ns;
  for i in arrBytes'RANGE loop
   if Busy = '1' then
     wait until Busy = '0';
    end if:
    wait for 7.1 * Tclk;
   DI <= arrBytes( i );
    DIRdy <= '1';
    wait for Tclk;
   DIRdy <= '0';
  end loop;
  wait; -- will wait forever
end process;
```

type typeArray is array (0 to 3)