


Układy Cyfrowe i Systemy Wbudowane 1

Układy PLD

dr inż. Jarosław Sugier
Jaroslaw.Sugier@pwr.wroc.pl
IIAR, pok. 227 C-3


PROM 256x4



2


Matryca PLD

JS UCiSW 2



3

JS UCiSW 2



4

JS UCiSW 2



	PAL (Programmable Array Logic)	PLE (Programmable Logic Element)	PLA (Programmable Logic Array)
Matr. AND:	Progr.	Const.	Progr.
Matr. OR:	Const.	Progr.	Progr.

5

JS UCiSW 2

Układy PLE

Np. 8x4:




OE (output enable)




OE = 1 \Rightarrow OUT = IN (0/1)
OE = 0 \Rightarrow OUT = Z (HighZ)

6


PAL16L8




16L8





PAL16R8



16R8 (4)



PALCE22V10



Complex PLD




Table 1: XC9500XL Device Family

	XC9536XL	XC9572XL	XC95144XL	XC95288XL
Macrocells	36	72	144	288
Usable Gates	800	1,600	3,200	6,400
Registers	36	72	144	288
T _{PD} (ns)	5	5	5	6
T _{SU} (ns)	3.7	3.7	3.7	4.0
T _{CO} (ns)	3.5	3.5	3.5	3.8
f _{SYSTEM} (MHz)	178	178	178	208

Arch. XC9500XL





Figure 2: XC9500XL Function Block




Figure 3: XC9500XL Macrocell Within Function Block







Figure 8: Product Term Allocator Logic





Bus-hold (pin keeper)

