

D Flip-Flop



D flip-flop operates with only positive clock transitions or negative clock transitions. Whereas, D latch operates with enable signal. That means, the output of D flip-flop is insensitive to the changes in the input, D except for active transition of the clock signal. The circuit diagram of D flip-flop is shown in the following figure.



This circuit has single input D and two outputs Qtt & Qtt'. The operation of D flip-flop is similar to D Latch. But, this flip-flop affects the outputs only when positive transition of the clock signal is applied instead of active enable. The following table shows the state table of D flip-flop.

D	Qt + 1t + 1
0	0
1	1

Therefore, D flip-flop always Hold the information, which is available on data input, D of earlier positive transition of clock signal. From the above state table, we can directly write the next state equation as Qt+1t+1=D

D	Q $t+1$
0	Q t
1	Q t '

Next state of D flip-flop is always equal to data input, D for every positive transition of the clock

signal. Hence, D flip-flops can be used in registers, shift registers and some of the counters.

Procedure


- 1. Type the program in Quartus software.
- 2.Compile and run the program.
- 3.Generate the RTL schematic and save the logic diagram.
- 4.Create nodes for inputs and outputs to generate the timing diagram.
- 5. For different input combinations generate the timing diagram.

PROGRAM

/* Program for flipflops and verify its truth table in quartus using Verilog programming. Developed by: ROSHINI S RegisterNumber: 212223230174

```
module DFLIPFLOPNEGEDGE(D,Clock,reset,Q);
input D,reset,Clock;
output reg Q;
always @ (negedge Clock)
if(!reset)
Q <= 0;
else
Q <= D;
endmodule</pre>
```

RTL LOGIC FOR FLIPFLOPS







RESULTS

Thus the program to implement a D flipflop using verilog and validating their functionality using their functional tables.

Releases

No releases published

Packages

No packages published

Languages

● VHDL 49.0% ● Stata 21.0% ● HTML 18.7% ● Verilog 9.6% ● Standard ML 1.7%