

README License

T-FLIPFLOP-POSEDGE

AIM:

To implement T flipflop using verilog and validating their functionality using their functional tables


SOFTWARE REQUIRED:

Quartus prime

THEORY

T Flip-Flop

T flip-flop is the simplified version of JK flip-flop. It is obtained by connecting the same input 'T' to both inputs of JK flip-flop. It operates with only positive clock transitions or negative clock transitions. The circuit diagram of T flip-flop is shown in the following figure.



This circuit has single input T and two outputs Qtt & Qtt'. The operation of T flip-flop is same as that of JK flip-flop. Here, we considered the inputs of JK flip-flop as J = T and K = T in order to utilize the modified JK flip-flop for 2 combinations of inputs. So, we eliminated the other two combinations of J & K, for which those two values are complement to each other in T flip-flop. The following table shows the state table of T flip-flop.

Here, Qtt & Qt+1t+1 are present state & next state respectively. So, T flip-flop can be used for one of these two functions such as Hold, & Complement of present state based on the input conditions, when positive transition of clock signal is applied. The following table shows the characteristic table of T flip-flop. Inputs Present State Next State

Inputs	Present State	Next State
T	Q t	$\mathbf{Q}\ t+1$
0	0	0
0	1	1
1	0	1
1	1	0

From the above characteristic table, we can directly write the next state equation as $Q(t+1)=T'Q(t)+TQ(t)'\Rightarrow Q(t+1)=T\oplus Q(t)$

Procedure

Step 1: Open Quartus II in your laptop.

ſŌ

- I - I - - - - - - - - - - - - I - I


- Step 2: Write code to implement SR flipflop using verilog and validating their functionality using their functional tables.
- Step 3: Run compilation to check for errors.
- Step 4: Open waveform output and load input values.
- Step 5: Run simulation to get the output.
- Step 6: Open in RTL viewers to get RTL diagram output.

PROGRAM


/* Program for flipflops and verify its truth table in quartus using Verilog programming. Developed by: ROSHINI S RegisterNumber: 212223230174


```
module TFLIPFLOPPOSEDGE( input clk, rst_n, input t,
  output reg q,
  output q_bar
);
always@(posedge clk)
begin
if(!rst_n)
q<=0;
else
if(t)
q<=~q;
else
q<=q;
end
assign q_bar = ~q;
endmodule</pre>
```

RTL LOGIC FOR FLIPFLOPS



TIMING DIGRAMS FOR FLIP FLOPS





RESULTS

Hence, T flipflop using verilog and validating their functionality using their functional tables is implemented.

Releases

No releases published

Packages

No packages published

Languages

VHDL 48.8%
 Stata 19.2%
 HTML 17.1%
 Verilog 13.4%
 Standard ML 1.5%