

## **MAIN MEMORY**

# RAM and ROM Chips Typical RAM chip



CS1 CS2 RD WR		Memory function	State of data bus				
0	0	Х	Х	Inhibit	High-impedence		
0	1	X	X	Inhibit	High-impedence		
1	0	0	0	Inhibit	High-impedence		
1	0	0	1	Write	Input data to RAM		
1	0	1	X	Read	Output data from RAM		
1	1	Х	X	Inhibit	High-impedence		

## **Typical ROM chip**



### MEMORY ADDRESS MAP

#### Address space assignment to each memory chip


#### Example: 512 bytes RAM and 512 bytes ROM

	Hexadecimal	Address bus									
Component	address	10	9	8	7	6	5	4	3	2	1
RAM 1 RAM 2 RAM 3 RAM 4 ROM	0000 - 007F 0080 - 00FF 0100 - 017F 0180 - 01FF 0200 - 03FF	0 0 0	•	1 0 1	X X X	X X X	X X X	X X X X	X X X	X X X	X X X

#### **Memory Connection to CPU**

- RAM and ROM chips are connected to a CPU through the data and address buses
- The low-order lines in the address bus select the byte within the chips and other lines in the address bus select a particular chip through its chip select inputs

## CONNECTION OF MEMORY TO CPU



# Numerical Problems

- Q1. a) How many 128x8 RAM chips are needed to provide a memory capacity of 2048 bytes.
- b) How any lines of the address bus must be used to access 2048 bytes of memory. How many of these lines will be common to all chips.
- c) How many lines must be decoded for chip select? Specify the size of decoders.
- Q2. Extend the memory system of Fig.1 to 4096 bytes of RAM and 4096 bytes of RAM. List the memory-address map and indicate what size decoders are needed.
- Q3. A computer employs RAM chips of 256x8 and ROM chips of 1024x8. The computer system needs 2K bytes of RAM, 4K bytes of ROM, and four interface units each with four registers. A memory-mapped I/O configuration used. The two highest-order bits of the address bus are assigned 00 for RAM, 01 for ROM, and 10 for interface registers.

How many RAM and ROM chips are needed.

Draw a memory-address map for the system.

Give the address range in hexadecimal for RAM, ROM and interface.