2202-COL380 Minor 1

Chinmay Mittal

TOTAL POINTS

37.5 / 50

QUESTION 1

11 pts

1.1 2/2

 $\sqrt{+0.5}$ pts correct answer: 1

 \checkmark + 1.5 pts Since the critical section is anonymous, at most one thread can execute it simultaneously

- 2 pts incorrect
- 1.5 pts correct answer but incorrect explanation

1.2 2/2

 \checkmark + **0.5 pts** correct answer = no. of threads available \checkmark + **1.5 pts** each thread can execute its own named critical section

- 2 pts incorrect
- 1.5 pts correct snswer but incorrect explanation

1.3 2/2

 \checkmark + 1 pts Correct answer (Only if the writer of x and y are different threads)

 \checkmark + 1 pts Correct justification (To be processor consistent, if there are two different variables, X and Y, from two different threads, then the order between them need not be seen consistently by a different thread.)

+ 0 pts Incorrect

1.4 0/3

- + 1 pts There can be "many" L1 cache misses
- + 2 pts Correct Justification: Misses during

Virtual Address translation

√ + 0 pts Incorrect

1.5 1/2

- + **0 pts** Answer: 0. Correct but no/incorrect explanation
- \checkmark + 1 pts There may be zero misses because the integer might already be in the cache
- + 1 pts Memory might not even be accessed and the integer might be loaded from a register
 - + 0 pts Incorrect
- + 1 pts 1 miss on first access and then 0 subsequently

QUESTION 2

2 2/2

 \checkmark + 1 pts 'a' might never be read from memory in non-master threads, and even though the master thread flushes the updated value of a to memory, the other threads could still keep seeing 0. Hence that would result in an infinite busy wait and no output \checkmark + 1 pts 'a' may implicitly be flushed for other threads. But a++ is not an atomic operation and hence other threads can print any value of a (>1).

+ 0 pts Incorrect/No Explanation

QUESTION 3

3 1/2

- ✓ + 0.5 pts Correct example. The example needs to invoke the notion of the duration for each operation. For example, a read in thread B started after a write completed in thread A must see the effects of that write in a Linearizable system. They may be reordered (in the same way in every thread's view, of course) and still maintain sequential consistency.
- + **0.5 pts** Correct explanation of sequential consistency
- √ + 0.5 pts Correct explanation of nonlinearizability.
- + 1.5 pts Correct explanation of both sequential consistency and non-linearizability for the example.
 - + 0 pts Unattempted/Incorrect answer.
- can't say that the history is sequential consistency without the knowledge of which operation is read and which is write

QUESTION 4

4 3 / 3

- √ + 1 pts Correct example
- + 1 pts Partially Correct explanation of why linearizability is desirable
- ✓ + 2 pts Correct explanation of why linearizability is desirable in the example. (Linearizability is relevant when there is a notion of time visible to the user. Consider, for example, an ATM deposit into some account just before a withdrawal. Because there is not overlap, the user expects that the deposit will credit before the withdrawal posts. Sequential

consistency can reorder the two operations.

+ 0 pts Unattempted/Incorrect answer.

QUESTION 5

5 3/3

+ 0 pts (The compiler and architecture can each try to optimize sequential code.) Compiler reorders operations if the results are independent of each other. It may also simplify certain operations (e.g., by assigning variables to registers).

The execution pipelines can have different latencies. (e.g., cache-hit memory ops can complete before an earlier cache-miss one.) The architecture can issue multiple (independent) sequential instructions in the same clock. It can also issue later (dependent) instructions speculatively before the previous instruction has completed.

√ + 1 pts Reason 1

√ + 1 pts Reason 2

√ + 1 pts Reason 3

QUESTION 6

6 2/3

- + 1 pts Replacing static scheduling with block scheduling in the code.
- \checkmark + 2 pts Explaining that block scheduling removes false sharing that was taking place in the static version.
- + **0.5 pts** [Partial marks] Instead of block scheduling, any other optimization is incorporated in the code, e.g., dynamic scheduling.

- + 1 pts [Partial marks] Explaining an optimization other than block scheduling.
 - + 0 pts Incorrect/Not attempted
 - How will the "omp parallel for" change?

OUESTION 7

7 0.5 / 4

- + 1 pts Cache coherence is insufficient,
 Understand Processor consistency (it requires
 that writes from one thread appear to all other
 threads in that thread's order, which coherence
 does not guarantee pre se).
- + 2 pts Writes from each processor must complete in the order issued. Later writes must not return (even on cache hit) until all earlier writes have (even if they had cache miss).
- + 1 pts Disallow Compiler re-ordering or removal of writes.
 - + 0 pts No answer
- + **0.5** Point adjustment

QUESTION 8

8 4/4

- √ + 4 pts Correct
 - + 2 pts Partially correct explanation
 - + 0 pts Incorrect/Not attempted.
 - + 0 pts # Explanation

Yes, two threads may access the critical section parallelly.

- FIFO consistency does not guarantee that writes to a given variable in two threads are seen in the same order by all threads.
- For two threads to enter the critical section, they

- must both have none set to true, for which neither flag must have been 1 (when checked at the if-statement in the loop).
- Now, both threads do set their flag to true before reaching the for-loop. However, it may happen due to FIFO consistency that a thread does not see the other thread's write to flag until much later. Similarly the other thread may see this thread's true flag setting late (much after its own setting of flag). Thus, both see their own flag writes first, both find the other's flag false, and both skip the setting of none to false.
- Therefore, both threads may enter the critical section together.

QUESTION 9

9 6/6

- √ + 6 pts Correct
 - + 3 pts Draw Dependency Graph
 - + 1 pts Critical Path length is correct
 - + 1 pts Average concurrency is correct
 - + 1 pts Maximum concurrency is correct
 - + 0 pts Incorrect / Unattempted

QUESTION 10

10 4/6

- √ + 1.5 pts Parameters to consider (# links, #ports, Diameter, Bisection Width, Blockingness, Routing, Layout)
- √ 0.5 pts Incomplete set of considerations (deducted from #1)
- \checkmark + 3 pts Justification based on values of parameters (At least 3 separate items, up to 1 mark each. Extra credit for more than 3 items.)

- 1 pts Insufficient justification (deducted from

#3)

- 2 pts Improper justification (deducted from

#3)

- \checkmark + 1.5 pts In comparison to others..
- 0.5 pts Insufficient comparison (deducted from #6)
- √ 1 pts Comparison not useful (deducted from #1)
 - + 0 pts No/Incomprehensible answer
- 0.5 Point adjustment

QUESTION 11

11 5/6

- √ + 1 pts Indicate what is needed overall
- √ + 1 pts How to signal arriving at barrier
- √ + 1 pts Detect "everyone's" arrival
- √ + 0.5 pts Proceed after detecting all arrival updates (syncing their views)
- √ + 2.5 pts Arrival condition reset for next use
- √ 2 pts Not synchronized reset (after all have checked it)
 - + 0 pts No acceptable answer
- + 1 Point adjustment
 - Right approach for re-entry. Need to carry it through.
- 2 Could this not disrupt the count < NUMT check of another thread?

Entry No: 20 CS 10336

Name: CHINMAY MITTAL

Fill these first on all sheets

COL 380 MINOR EXAM

SEMESTER II 2022-2023

1 hour, 50 marks

Maximum marks are listed in [] for each question. Justify your answers: most marks are designated for correct justification. Use the provided space. Follow Course's Academic Integrity Code.

1. [11] Fill in the blanks. (Not all need actual numbers, you may use words to best describe the quantity.)
a) [2] At most thread(s) may execute its/their anonymous critical section simultaneously.
Explain: Only one thread can execute a critical xction at a time
Explain: Only one thread can execute a critical section at a time the others have to wait to acquire the lock one the thread finishes
the contical section it releases the corresponding look.
b) [2] At most thread(s) may execute its/their named critical section (not necessarily the same name) simultaneously.
Explain: if the names are difficult all threads can execute simultaneously
c) [2] To be Processor Consistent, updates to variables X and Y may be observed to have occurred in mutual-
ly opposite orders by threads i and j respectively, only if X + Y and updates don't ocurs in the
Explain: Processor Consistency o requires all updates to a three
single variable to belsequentially consistent and also waiter in the same thread have to tollow program order.
d) [3] There can be at most L1 cache misses in reading (e.g., moving to a register) an int variable in a C program. (Do not assume any compiler alignment.)
Explain: The integer might be split across multiple cache was
integers are 4 bytes and cache lines are 64 hopes then the int
able in a C program. (Do not assume any compiler alignment.) Explain: The integers might be split a cross in this cache lines - integers are 4 bytes and cache lines are 64 bytes then the int make split a cross at most a cache line in the cache lines.
and 2 misses might o cws.
e) [2] There must be at leastOLl cache misses in reading an int variable in a C program. (You may assume any compiler optimization.)
Explain: if the compiler optimizes to fit the entire integer onto
a single cache line, then at most I cache miss night
occurs. The varietie might be in II cache itself and of It cache
Explain: if the compilex optimizes to fit the entire integer onto a single cache line. Then at most I cache miss might occurs the varietie might be in Li cache itself and of 4 cache mises might occur.

2. [2] Explain what non-master threads print in the following code-fragment? int a = 0; #pragma omp parallel shared(a) It might hoppen that #pragma omp master { // Only master thread executes this non marker thread does not #pragma omp flush point anything (because for it a always romains o) (no flush non while(!a); a++; printf("%d\n", a); otherwise a becomes I for all heads. and they write to it concurrently (multiple writers my orar) threads So the result produced can be anything 2, no other musal updates befores 3. [2] Explain one example of a Sequential Consistent history that is not Linearizable. erc. A sequentially consistent history is but this thistory is not linearizable time stamp of A is less than time stamp of B. 4. [3] Give one example of an application where Sequential Consistency of operations is insufficient and Linearizability is desirable. muththreaded program in the stock nurket, when one Thread sends out order to the exchange and other reads acknowledgments from the exchange. Canding the orders must hoppen before the prediction time and acknowledge the respone most happen effect the prediction time.
Hence linearizable is required. Sequentival consistency might have ordered 2 before I which is not devisorbe.

CHINMAY MITTAL Name:

5. [3] List three separate reasons why two consecutive instructions in a sequential execution context may complete out of order.

Compiler May decide to do generate the assembly out of orders if it believes that such secretary does not appeal constitutions

2) The Kardware may schedule these instructions parallely out of order on separate copies. If it believes unrecitness is not dependent on orders.

3) The programming platform singut consection first operation might be slower egr memory read and night take several egules, whereas the second operation night complete before the first one. (eg in pipelined the second operation night complete before the first one.

6. [3] How would you improve the running time of the following OpenMP code-fragment? (Be sure to explain what you are improving and why your change causes the improvement.)

struct { float x, y, d; } points[N]: #pragma omp parallel for schedule(static, 1) shared(x0, y0) for(int i=0; i<N; i++) { points[i].d = pow(points[i].x-x0),2) + pow(points[i].y-y0),2)}

There night be false shoring if the threads process inter lean of churches in the points largery. (Because of writers to points [i].d

Hence we can ensure that threads processes o fid = get_thread-id()

left = fid + churk-82e;

7. [4] Is cache coherence sufficient to guarantee Processor Consistency on X86-like architecture? If it is, prove. If it is not, indicate what platform support may be needed to guarantee Processor Consistency.


Ver cache coherence is sufficient to growentee processor caches have the same consistency.

Lower any variable. All processors caches have the same liew of the variable. Any write to this variable will appear to all treads's caches. Together. I wo true threads can have a different view threads's caches. Together. I wo true threads in which the caches get of the same variable. Hence the order in which the caches get updated by writes from different threads is the consistent global updated by writes from different threads is the consistent global order of writes from different threads, and hence processes order of writes from the same by all thready, and hence processes order of writes are growed.

8. [4] In executing the following code-fragment, is it possible for two (or more) threads to execute critical Section in parallel (i.e., simultaneously) if the platform provides FIFO consistency? Explain.

Jey[tia]=true // Initially flag is universally false #pragma omp parallel shared(flag) int tid = omp get_thread_num(); none = two. int count = omp_get_num_threads(); flag[tid] = true; bool none = true; for(int i=0; i<count; i++) if(i != tid && flag[i]){ none = false; break; check none if(none) criticalSection(); check none in 71,70 consistency only the writes in one thread should appear to have effect in order to the other thread. (Reads need to flag[tid] = false; be ordered. Boths of these weeds have a consistent view where the write to flag of the other thread oppers to have effect effect of the write to flag of the other own were remains true). Both the Goop (and hoe their own were remains true). of them can thus enter the critical section.

9. [6] Depict a dependency task graph that demonstrates a 3-stage pipeline, where each stage processes a sequence of data items in a stream of *n* items. What is the critical path length of this graph, the average concurrency, and maximum concurrency (Recall that in a fully expanded task graph, a task begins only after its predecessor tasks complete.)



: Maximum concuerency -> 3

critical path length

de concomend

(where all 3 Stages are rouning simultaneously

2 = 14

 $\rightarrow A_2 \rightarrow A_3 - A_n \rightarrow B_n \rightarrow C_n$

contral poth lighth

3 * 1

5/7

or ci, cj

Comnot

10. [6] You have to design a network comprising 128 nodes. Choose a network topology for it, and explain your choice.

A hyper cube network is a good obvir for such a retwork here we have 2+ nodes. There we can easily create a 7-dimensional hypers whe. Each node will have 7 connections which is not much and can be supposted easily. This provindes a good Birschian bandwidth of 64. allowing a lot of concurrent data transfers. The number of connections is also be of similar size to the number of nodes (64 x 7) and hence this network is cost effective also.

Entry No: 2020 CS 10336 XW Name: CHINMAN MITTAL 11. [6] Implement the OpenMP pragma barrier (meaning your code will run in place of barrier). Rough code is OK. You may use Locks for any other in-built synchronization mechanism). Note that barriers can be used multiple times in a parallel region. bool all-moide = false; barroier (threadfid at mand - bar 85-128 omp - lock-inst (lock); white I not attended if (not reached barrier [fid) & 11 waiting reached_barriers[fid] = feve; acquire lock count-reached to reliant lock on p fresh (count-reached)

the people on p fresh (count-reached)

while (count-reached < NUMT) &

the people on p flush. (count-reached) return ', y else 2)? to an exit passier waiting heached - barrier [tid] = Jalse; aguise love count_reached -- 2 release loux # preprie one floor (count-reached) while (wont-reached 70) of
the pragme comp this (court-reached) return; 6

7/7

The state of the second Marine Marine Continues of the second L. The start of the start of THERE S LABORE FROM TO SEE and work that you when I 1 Nov. 1508

- Links high

the state of the Court was a second