2202-COL216 Minor2

UTKARSH SINGH 2021CS10558

TOTAL POINTS

20 / 30

QUESTION 1

1 Question 13/3

- √ + 3 pts Correct
 - + 2 pts Partially correct 2
 - + 1 pts Partially correct 1
 - + 0 pts Incorrect

QUESTION 2

2 Question 2 2/3

- + 0 pts Incorrect
- + 1 pts 1 stage mentioned
- √ + 2 pts 2 stages mentioned
 - + 3 pts 3 stages mentioned
- 1 pts Reason not mentioned / more than 3 stages mentiond

QUESTION 3

3 Question 3 2 / 4

- + 4 pts Correct
- + 0 pts Incorrect Both/Missing/No Explanation
- + 2 pts One Correct
- √ + 2 pts both partial correct
 - + 1 pts without forward partial correct
 - + 1 pts with forwarding partial correct

QUESTION 4

4 Question 4 3 / 3

√ + 3 pts Correct

- + 1.5 pts Partially Correct 2
- + 1 pts Partially Correct 1
- + 0 pts Incorrect

QUESTION 5

5 Question 5 3 / 3

- √ + 1 pts Latency
- √ + 1 pts Energy
- √ + 1 pts Throughput
 - + 1 pts Partially Correct
 - + 0 pts Incorrect/Not Attempted

QUESTION 6

6 Question 6 1 / 4

- √ + 0.5 pts Memory selected
- \checkmark + **0.5 pts** reason why selected memory
 - + 0.5 pts initial cycle time
 - + 0.5 pts after split cycle time
 - + 0.5 pts initial latency
 - + 0.5 pts final latency
 - + 0.5 pts initial throughput
 - + 0.5 pts throughput after split
 - + 0 pts incorrect or not attempt

QUESTION 7

7 Question 7 1 / 5

- \checkmark + 0 pts Nothing Significant is answered.
- + 2.5 pts Correct answer for any one of the trace.

- + 1 pts Tried trace 1 but wrong answer.
- + 1 pts Tried trace 2 but wrong answer.
- + 5 pts All correct.
- + 1 Point adjustment

QUESTION 8

8 Question 8 5 / 5

- **5 pts** Not attempted.
- ✓ **0 pts** Correct. 1 mark for operations AND, OR, SUM. 1 marks for mentioning that each of these operations can be done with COMPLEMENT i.e. NAND/NOR, 1 mark for set less than operation with output, 1 mark for MSB/overflow detection, 1 mark for labeling the gates and marking input/output.
- 1 pts Missed one of the operations or missed mentioning complement, or missed MSB/overflow.
 - 2 pts Missed more operations and details.
 - 3 pts Mentioned a few operations.
- **4 pts** Attempted, but hardly wrote anything or wrote wrong things.

Name: Wkarsh bingh

Roll No: 20 21 (\$ 10558

(COL 216) Computer Architecture

March 26, 2023

Minor 2

Duration: 60 minutes

(30 marks)

Beware: Be concise in your writing. You can use rough sheets for calculations. But you cannot submit any additional sheet for grading on Gradescope. So make sure you are certain when you write something (after rough work, or use a dark pencil). If you cheat, you will surely get an F in this course.

1. A 5-stage MIPS pipeline has a 1 cycle load-to-use delay i.e. you have to wait for 1 cycle between a lw instruction and any ALU instruction that uses it, as you cannot forward from MEM where data is ready at the end of cycle to EX where data is needed at the beginning of cycle. The pipeline is otherwise ideal i.e. the pipeline is always full, there is no forwarding delay, and each instruction takes 1 clock cycle. A program has 20% loads, but the compiler can find independent instructions to put after the load only for half of them. What is the slowdown due to delay/NOP slots? [3 marks]

Sel"

Say there are 100 instruction. Deat of which 20 loads are there. Inde & half of them is succeeded by instruction which don't use them, therefore only 10 loads are present which can contribute to delay.

Assume clockupile = x

. Laterry in the case when no delays are present = 100 n

Laterry in the current scenario = (100 + 10) n = 110 n

Laterry in the current scenario = (100 + 10) n = 110 n

Slowdown rate = 100 110 n-100x x100 = 10%

2. Out of the 5 MIPS pipeline stages IF, ID, EX, MEM, W — which are never destinations for forwarding/bypassing? Why? [3 marks]

If : Instruction fetch can never be a destination because it just takes the to mips instruction as it is, it has nothing to do with the previous values of registers.

W: It writes the input data back to the register, the data either comes from the ALV on the memory which extraore already source destination of forwarding on many at for the for the vest of the time torwarding takes place before them. Therefore we cannot be a destination.

3. Consider a 1000 instruction program of alternating lw and add instructions: lw, add, lw, add etc. The add instruction depends (and only depends) on the lw instruction immediately before it. The lw instruction depends (and only depends) on the add instruction immediately before it. Calculate CPI on MIPS 5-stage pipeline datapath with and without forwarding. [2+2=4 marks]

Egi [Iw 1 (to) add \$t2 \$
Lew \$t4 &

Sample instruction
My answer is based on this)

= $5 + (5+1) \times 500 + 499 \times (5+0)$ First In add instruction other In = $5 \times 500 + 6 \times 500 = 11 \times 500 = 5500$ (total clarkyde) CO CPI = $\frac{5500}{1000} = 5.5$

Without forwarding!

5 + (5+y) 500 + 499 (5+v) [2 stalls each add]

= 5 + 7,999

= 6998 (total clock cycles)

CPI = 6998 = 6.998

4. In a single cycle processor, all instructions use a common clock. The table shows the time needed by three instruction types, and their respective percentage in a set of instructions. What is the fastest clock cycle this single cycle processor can use? What percentage of time is wasted in executing 10 instructions? [3 marks]

| Instruction | Time | % of instructions | |
|-------------|--------|-------------------|--|
| Type 1 | 800 ps | 30% | |
| Type 2 | 200 ps | 20% | |
| Type 3 | 250 ps | 50% | |

Table 1: Instruction details

fastest clock cycle = 800 ps

Actual time taken for (100 sample instructions)= 800x 100 ps

Ideal time that should be taken = 800 x 3 = + 200 x 2 = + 250 x 5 = = 24008+ 4000+ 12500

= 40500 PS % of time wasted = 8000-4050 ph 100 = 395p x 100 = 49.375%

5. A processor takes 100ns and 100pJ for every instruction. It can be infinitely pipelined with each pipeline register taking 2ns and 2pJ. What is the throughput, latency per instruction and energy per instruction for a

Throughput of Original = \frac{1}{100 \tau 100} = 107 = \frac{1}{100 \text{ns}} = \frac{1}{100 \

clock upde of new processor - Ins frans = 3ns

There throughput =

The stage

The lateness = [2 x 100]

The lateness = [2

New latery= (3 × 100) ns = 300ns (3 times the original) New Energy = 99x2pj+ wopj= 298pj (2.98 times original) Name: Uthaush Singh

Roll No: 2021CS10558

6. The 5 stages of a processor have the following latencies.

| Fetch | Decode | Execute | Memory | Writeback |
|--------|--------|---------|--------|-----------|
| 300 ps | 400ps | 350 ps | 500ps | 100ps |

Table 2: Processor latencies

Assume that when pipelining, each pipeline stage costs 20ps extra for the registers between pipeline stages. If you could split one of the pipeline stages into 2 equal halves, which one would you choose? Do you see any improvement in cycle time, latency for one instruction and throughput, with this split? [4 marks]

Soly Cur

Current uple time = 500ps

Current laterry for one instruction = 500ps x S = 2500ps

Current throughput = 1 ,10

Jerch Decode Execute Writebout

J would split Memory because this will reduce my clockyde

300 bi 320 bi 320 bi 520 bi 100 bi

New cycle time = 400ps (100ps Better!)

New Laterey = 400ps 6 = 2400ps (100ps Better!)

New Throughput = 1 x10'2 (= times Better!)


Name: Utkarsh Singh

Frau 1

Roll No: 2021CS10558

7. A 1-bit saturation counter toggles between 0,1 states and a 2-bit counter toggles between 00,01,10,11 states. We build two branch predictors, one with 1-bit and the other with 2-bit counters. We have two traces of branch taken (T) and not-taken (N): Trace1: NNNTNNN, Trace2: NTNTNTN. What will be the accuracies for each trace for each predictor? Assume each counter starts at strongly not taken state. 5 marks.

Initial State from Input Final state



8. What operations can the following ALU perform? Please label the diagram to describe which operation each input, gate and output in the ALU is related to? [5 marks]




Figure 1: ALU design for arithmetic and logical operations.

-) The given ALV can perform AND, OR, addition, cheekless that operations.

-> By default covery In is sero but in case of less than operation we need to compute a-b so for that carry In is equal to 1.

-) If during addition & ash exceeds the number of bits. Accords
then overflow detector will set to 1.