# 2102-COL216 Quiz 3

## Viraj Agashe

**TOTAL POINTS** 

## 7 / 10

#### **QUESTION 1**

## 1 Read-Access Time 3 / 4

- + **0 pts** unattempted/incorrect
- √ + 1 pts Best Case
- √ + 2 pts Worst Case
  - + 1 pts Precise

#### QUESTION 2

## 2 Interrupts 0/2

- √ + 0 pts Incorrect
  - + 0 pts Incomplete/Unattempted
  - + 2 pts Correct

#### QUESTION 3

## 3 Bus Transfer 4/4

- √ + 4 pts Correct
  - + 1 pts Without brust transfer-with pipeline
  - + 2 pts With brust transfer- with pipeline
  - + 1 pts Ratio (with pipeline)
  - + 0.5 pts Without brust (without pipeline)
  - + 1.5 pts With brust (without pipeline)
  - + 0.5 pts Ratio (without pipeline)
  - + 0 pts Incorrect
  - + 0 pts Unattempted

Your Name	Your Entry No.
VIRAJ AGASHE	2020CS10567

**COL216 Computer Architecture** 

Quiz 3

04.04.2022

Note: Write answers in spaces provided, continue on reverse side if needed.

Note: Disc = Secondary Storage

Q 1. Consider a virtual memory system with the page table stored in physical memory. The system has one level physically addressed cache and a TLB. What would be the best case and worst-case timings for making a read access? Give answer in terms of access times of cache, TLB, main memory, secondary storage and any other relevant parameter.

Cof BEST CASE: TLB HIT + Cache Hit

Thest = TLB Access Time + Cache Access Time

WORST CASE: TLB Miss + Page Table Miss

Tworst = TLB Access Time + Page Table Access

Time + Disc Access Time

Page
Fault

(Disc Access) Page

Access) Page

Success

TLB

Q 2. In response to an interrupt, while transferring control to an ISR, usually further interrupts are disabled by the hardware. If the ISR wants to permit nested interrupts, it has to explicitly enable these. What could be the reason for this? Why not keep the interrupts enabled and leave these to be disabled by ISR if it does not want to permit nested interrupts?

Sof. Note that the interrupt service routine (ISR) is a function/

routine which has been designed by the manufacturer. If the manufacturer intends for there to be nested interrupts, inside the ISR then the hardware can explicitly enable them. However, there can also be many unintentional interrupts like memory access interrupts, alignment exception, etc. If these nested interrupts occur inside the

response to the interrupt, the response to these may interfere with response

Q 3. Consider a memory connected to a processor/cache through AMBA-Lite bus. The memory can supply the first word in 4 cycles and up to three subsequent words from consecutive addresses in one cycle each. Find the ratio of throughputs (words transferred per sec) for reading 16 word blocks using burst transfer and without burst transfer.

Sol. Without burst transfer

Also if same

interrupt can be unintentionally

raised in the UR It could lead

to an infinite

loop frewryion.

We would require I cycle for the address phase and 4 cycles

for each of the words.

Cycles regd /word = 1+4 = 5

C2 = Total no. of cycles = 5 x 16 = 80 cycles (for 16 words)

With Burst Transfer

With burst transfer, we require I phase for the initial address phase each of each of the 1st word and I for the other 3. So for each 4 word block we have,

:. For 16 word blocks we would need CI = Total no. of cycles = 8x4 = 32 cycles = C2 ( No. of cycles ratio) Ratio of throughputs  $=\frac{80}{32}=\frac{5}{2}=2.5$ 

.. For transfer with burst transfer we are able to get 2.5x throughput compared to without burst transfer.

NOTE: We have assumed that address phase takes I cycle for each word. If we pipeline the address phase then it would take only I cycle initially and would reduce the no. of cycles -

Without: Cycles/word = 4.

.. No. of cycles ((2) = 1+4×16 = 65

With: Cycles / 4 word block = 4+3 = 7

 $C_1 = 1 + 4x7 = 29$ 

 $\frac{C_2}{G} = \frac{65}{29} = \frac{2.24}{\text{ratio in this}}$