BENJAMIN NAVIN JAMES

(510) 415-4893 Phone: Email: b.23navin@gmail.com

SUMMARY

I am a recently graduated Computer Engineering student from Cal Poly Pomona and looking for a full-time position in Computer Hardware or Embedded Systems Development.

WORK EXPERIENCE

May 2017 - August 2019	WINDOW-OLOGY CORPORATION, Pleasanton CA Accounts Receivable
	Updated CRM for window-covering projects contracted through Costco. Submitted requests to Costco for accounts receivable.
May 2018 - August 2018 May 2020 - August 2020	RELIABLE MARINE ELECTRONICS, Alameda CA Assistant Technician
	Installed and repaired marine electronics, such as radars and autopilots, on sailboats and yachts.
August 2021 - May 2023	CAL POLY POMONA, Pomona CA Advancement Services – Student Assistant
	Responsible for updating alumni and donor database and assisting with office work as needed.

ACADEMIC EXPERIENCE

Class of 2023	CAL POLY POMONA, Computer Engineering 3.7 Overall GPA
May 2022 - June 2023	IEEE STUDENT CLUB, Secretary Coordinated projects and events for our members. Interfaced with school administration, student body, and outside sponsors on the club's behalf.
August 2022 - May 2023	CubeSTEP RESEARCH , NASA JPL & Cal Poly Pomona Collaboration Developed software architecture for a CubeSat which will facilitate a thermal experiment in space. My sub-team developed the software and hardware environment to support the test and communication with the ground station.

TECHNICAL EXPERIENCE		
Programming Languages Design Tools Test Equipment	Assembly, C, C++, C#, System Verilog Cadence OrCAD, MATLAB, MPLAB, Xilinx Vitis, Xilinx Vivado, NI LabView Function Generator, Multimeter, Oscilloscope, Spectrum Analyzer	
Relevant Courses	Advanced Digital Design Verilog HDL, VLSI Circuit Design, Intro to Microcontrollers, Signals and Systems, Random Processes, OS for Embedded Applications, Data Structures and Algorithms	
Lab/Project Experience	Designed various FPGA projects with MicroBlaze softcore, XADC, UART, SPI, PS2, I2C, and VGA display output.	
	Optimized delay, using logical effort, for logic gates on TSMC 180nm process for a large capacitance load and implemented design in LTSpice.	
	Used PIC microcontroller to control motor and OLED display from ADC input	
Leadership Experience	Eagle Scout (November 2018)	