

Carry save adder rtl to gds

Project Report

Submitted by

Murahari Venkat-123EC0050

Gurram gowtham-123EC0004

Department of Electronics and Communication Engineering

IITDM Kurnool

Under the guidance of

Dr.Ranga babu

Contents

1	Introduction	2
2	Design Flow	2
3	RTL Design (Source Code)	2
4	Testbench	3
5	TCL Automation Script	4
6	Timing Constraints (SDC)	4
7	Netlist	5
8	Schematic (Cell-Level)	7
9	Functional Simulation Waveforms	7
10	Constraint Setup and Corner Libraries	8
11	Layout (Place & Route)	8
12	3D Layout / Metal Stack View	9
13	GDSII File	10
14	Result	11

1 Introduction

This project describes the semi-custom implementation of a 16-bit Carry Save Adder (CSA) using Cadence tools. The flow covers RTL, verification, synthesis, schematic & layout generation, DRC/LVS, and generation of the GDSII file.

2 Design Flow

The main steps followed:

1. RTL development (Verilog)
2. Functional verification (SimVision / ModelSim)
3. Synthesis (Cadence Genus / Synopsys DC) with SDC constraints
4. Netlist-to-schematic review
5. Place & Route (Cadence Innovus)
6. DRC/LVS, STA, and GDSII generation

3 RTL Design (Source Code)

Below is the Verilog RTL for a 16-bit Carry Save Adder. Replace or parameterize width as needed.

```
1 module carry_save_adder(
2     input [15:0] a, b, c,
3     output [15:0] sum,
4     output [15:0] carry
5 );
6     genvar i;
7     generate
8         for (i = 0; i < 16; i = i + 1) begin: CSA_STAGE
9             full_adder FA (
10                 .a(a[i]),
11                 .b(b[i]),
12                 .cin(c[i]),
13                 .sum(sum[i]),
14                 .cout(carry[i])
```

```

15      );
16
17   endgenerate
18 endmodule
19
20 module full_adder(
21     input a, b, cin,
22     output sum, cout
23 );
24     assign sum = a ^ b ^ cin;
25     assign cout = (a & b) | (b & cin) | (cin & a);
26 endmodule

```

Listing 1: Verilog RTL — 16-bit Carry Save Adder

Explanation: Each bit is implemented as a full adder using boolean expressions. The CSA produces two vectors: ‘sum[5:0]’ and ‘carry[5:0]’ (no inter-bit carry propagation).

4 Testbench

A simple testbench used for functional verification.

```

1 module carry_save_adder_tb;
2
3     reg [15:0] a, b, c;
4
5     wire [15:0] sum, carry;
6
7
8     carry_save_adder uut (
9         .a(a), .b(b), .c(c),
10        .sum(sum),
11        .carry(carry)
12    );
13
14
15     initial begin
16         $display($time, "Starting simulation");
17         a = 16'd0; b = 16'd0; c = 16'd0;
18         #10 a = 16'd10; b = 16'd5; c = 16'd7;
19         #10 a = 16'd255; b = 16'd128; c = 16'd1;
20         #10 a = 16'd32767; b = 16'd1; c = 16'd1;
21         #10 a = 16'd65535; b = 16'd0; c = 16'd0;
22         #10 a = 16'd12345; b = 16'd54321; c = 16'd11111;
23         #10 $finish;
24     end

```

```

21
22     initial begin
23         $monitor("a=%d, b=%d, c=%d, sum=%d, carry=%d", a, b, c, sum,
24                         carry);
25     end
26 endmodule

```

Listing 2: Testbench for the CSA

5 TCL Automation Script

Example TCL script for synthesis automation.

```

1 read_hdl carry_save_adder.v
2 elaborate carry_save_adder
3 set_top carry_save_adder
4 link
5 compile_ultra
6 report_timing > timing_report.txt
7 report_area > area_report.txt
8 write -format ddc -hierarchy -output csa.ddc

```

Listing 3: Example TCL for Synthesis Automation

6 Timing Constraints (SDC)

Example SDC file for synthesis and STA.

```

1 # Create clock 'clk' with 10 ns period (100 MHz)
2 create_clock -name clk -period 10.0 [get_ports clk]
3
4 # Set input delay of 2 ns relative to clock 'clk'
5 set_input_delay -clock clk 2.0 [get_ports *]
6
7 # Set output delay of 2 ns relative to clock 'clk'
8 set_output_delay -clock clk 2.0 [get_ports *]
9
10 # Set clock uncertainty (jitter) of 0.1 ns for 'clk'
11 set_clock_uncertainty 0.1 [get_clocks clk]

```

Listing 4: input SDC Constraints

```

1 # ##########
2
3 # Created by Genus(TM) Synthesis Solution 20.11-s111_1 on Sat Oct 25
4 # 10:47:08 IST 2025
5 #
6
7 set sdc_version 2.0
8
9 set_units -capacitance 1000fF
10 set_units -time 1000ps
11
12 # Set the current design
13 current_design carry_save_adder
14
15 set_clock_gating_check -setup 0.0
16 set_wire_load_mode "enclosed"

```

Listing 5: output SDC Constraints

7 Netlist

```

1
2 // Generated by Cadence Genus(TM) Synthesis Solution 20.11-s111_1
3 // Generated on: Oct 25 2025 10:47:08 IST (Oct 25 2025 05:17:08 UTC)
4
5 // Verification Directory fv/carry_save_adder
6
7 module carry_save_adder(a, b, c, sum, carry);
8     input [15:0] a, b, c;
9     output [15:0] sum, carry;
10    wire [15:0] a, b, c;
11    wire [15:0] sum, carry;
12    ADDFXL g1261__2398(.A (a[15]), .B (b[15]), .CI (c[15]), .CO
13        (carry[15]), .S (sum[15]));
14    ADDFXL g1265__5107(.A (a[0]), .B (b[0]), .CI (c[0]), .CO (carry[0]),
15        .S (sum[0]));
16    ADDFXL g1276__6260(.A (a[1]), .B (b[1]), .CI (c[1]), .CO (carry[1]),
17        .S (sum[1]));
18    ADDFXL g1275__4319(.A (a[2]), .B (b[2]), .CI (c[2]), .CO (carry[2]),

```

```

19      .S (sum[2]));
20 ADDFXL g1273_8428(.A (a[3]), .B (b[3]), .CI (c[3]), .CO (carry[3]),
21      .S (sum[3]));
22 ADDFXL g1272_5526(.A (a[4]), .B (b[4]), .CI (c[4]), .CO (carry[4]),
23      .S (sum[4]));
24 ADDFXL g1269_6783(.A (a[5]), .B (b[5]), .CI (c[5]), .CO (carry[5]),
25      .S (sum[5]));
26 ADDFXL g1268_3680(.A (a[6]), .B (b[6]), .CI (c[6]), .CO (carry[6]),
27      .S (sum[6]));
28 ADDFXL g1266_1617(.A (a[7]), .B (b[7]), .CI (c[7]), .CO (carry[7]),
29      .S (sum[7]));
30 ADDFXL g1264_2802(.A (a[8]), .B (b[8]), .CI (c[8]), .CO (carry[8]),
31      .S (sum[8]));
32 ADDFXL g1274_1705(.A (a[9]), .B (b[9]), .CI (c[9]), .CO (carry[9]),
33      .S (sum[9]));
34 ADDFXL g1271_5122(.A (a[10]), .B (b[10]), .CI (c[10]), .CO
35      (carry[10]), .S (sum[10]));
36 ADDFXL g1267_8246(.A (a[11]), .B (b[11]), .CI (c[11]), .CO
37      (carry[11]), .S (sum[11]));
38 ADDFXL g1263_7098(.A (a[12]), .B (b[12]), .CI (c[12]), .CO
39      (carry[12]), .S (sum[12]));
40 ADDFXL g1270_6131(.A (a[13]), .B (b[13]), .CI (c[13]), .CO
41      (carry[13]), .S (sum[13]));
42 ADDFXL g1262_1881(.A (a[14]), .B (b[14]), .CI (c[14]), .CO
43      (carry[14]), .S (sum[14]));
44 endmodule

```

Listing 6: Netlist generated by genus

8 Schematic (Cell-Level)




Figure 1: Schematic view (cell-level) of the 16-bit Carry Save Adder after synthesis.

9 Functional Simulation Waveforms




Figure 2: Waveform from SimVision demonstrating correct CSA operation for test vectors.

10 Constraint Setup and Corner Libraries




Figure 3: MMMC / library setup used for STA and extraction.

11 Layout (Place & Route)




Figure 4: Layout view after placement and routing (Innovus).

12 3D Layout / Metal Stack View




Figure 5: 3D layout view .

13 GDSII File

Figure 6: Final GDSII layout view ready for tape-out .

14 Result

The semi-custom CSA was implemented end-to-end ($\text{RTL} \rightarrow \text{GDS}$). Future work includes pipelining, width parameterization, and low-power optimization.