

EXPERIMENT-2

Name:- Julakanti Sravani

Roll No:- 241210052

Branch:- CSE-1

Subject:- Computer Architecture and Organization

Subject code:- CSBB 251


Aim :- To design 4-bit ripple adder using AND, OR gates and to observe delay time


Software tools used :-

Logisim

Procedure :-

1. Build the following circuits using required components in logisim.
2. Verify the working of circuits using truth tables.





3. If we use clocks and decrease frequency of simulation, then we can observe delay in computation of sum and carry bits in ripple adder.

Conclusion :-

Hence we successfully designed and simulated 4 bit ripple adder using AND ,OR gates and also observed delay in it.