

Nhóm 1 - CE118.Q11.VMTN

THIẾT KẾ VI XỬ LÝ 16-BIT

theo kiến trúc tập lệnh đơn giản

GV hướng dẫn: Tạ Trí Đức

DANH SÁCH THÀNH VIÊN

- 24520344 Nguyễn Việt Dũng (Nhóm trưởng)
- 24520301 Tạ Vương Điền
- 24521177 Huỳnh Hữu Nguyên
- 24520839 Phan Công Đăng Khoa
- 24520816 Lê Đăng Khoa

→
-MỤC LỤC-

01

TỔNG QUAN
THIẾT KẾ

02

PIPELINE &
MẠCH NHÂN

03

KIỂM ĐỊNH

TẬP LỆNH

- RRR:

Ins	Opcode	Rs	Rt	Rd	Funct	Assembly-Code Format	Meaning
	15 13	12 10	9 7	6 4	3 0		
add	000	Rs	Rt	Rd	0000	add Rd, Rs, Rt	$\text{Reg[Rd]} \leftarrow \text{Reg[Rs]} + \text{Reg[Rt]}$
inc	000	Rs	000	Rd	0001	inc Rd, Rs	$\text{Reg[Rd]} \leftarrow \text{Reg[Rs]} - \text{Reg[Rt]}$
sub	000	Rs	Rt	Rd	0010	sub Rd, Rs, Rt	$\text{Reg[Rd]} \leftarrow \text{Reg[Rs]} + 1$
dec	000	Rs	000	Rd	0011	dec Rd, Rs	$\text{Reg[Rd]} \leftarrow \text{Reg[Rs]} - 1$
and	000	Rs	Rt	Rd	0100	and Rd, Rs, Rt	$\text{Reg[Rd]} \leftarrow \text{Reg[Rs]} \& \text{Reg[Rt]}$
or	000	Rs	Rt	Rd	0101	or Rd, Rs, Rt	$\text{Reg[Rd]} \leftarrow \text{Reg[Rs]} \text{Reg[Rt]}$
nand	000	Rs	Rt	Rd	0110	nand Rd, Rs, Rt	$\text{Reg[Rd]} \leftarrow \text{Reg[Rs]} \sim\& \text{Reg[Rt]}$
xor	000	Rs	Rt	Rd	0111	xor Rd, Rs, Rt	$\text{Reg[Rd]} \leftarrow \text{Reg[Rs]} \wedge \text{Reg[Rt]}$
shfl	000	Rs	000	Rd	1000	shfl Rd, Rs	$\text{Reg[Rd]} \leftarrow \text{Reg[Rs]} \ll 1$
shfr	000	Rs	000	Rd	1001	shfr Rd, Rs	$\text{Reg[Rd]} \leftarrow \text{Reg[Rs]} \gg 1$
sll	000	Rs	000	Rd	1010	sll Rd, Rs	$\text{Reg[Rd]} \leftarrow \text{Reg[Rs]} \ll 2$
srr	000	Rs	000	Rd	1011	shrr Rd, Rs	$\text{Reg[Rd]} \leftarrow \text{Reg[Rs]} \gg 2$
sra	000	Rs	000	Rd	1100	shra Rd, Rs	$\text{Reg[Rd]} \leftarrow \text{Reg[Rs]} \gg 1$ (giữ bit dấu)
mul	000	Rs	Rt	Rd	1101	mul Rd, Rs, Rt	$\text{Reg[Rd]} \leftarrow \text{Reg[Rs]} \times \text{Reg[Rt]}$
slt	000	Rs	Rt	Rd	1110	slt Rd, Rs, Rt	$\text{Reg[Rd]} \leftarrow (\text{Reg[Rs]} < \text{Reg[Rt]}) ? 1 : 0$
sgt	000	Rs	Rt	Rd	1111	sgt Rd, Rs, Rt	$\text{Reg[Rd]} \leftarrow (\text{Reg[Rs]} > \text{Reg[Rt]}) ? 1 : 0$

- RI:

Ins	Opcode	Rs	Imm	Assembly-Code Format	Meaning
	15 13	12 10	9 0		
lw	100	Rs	Imm	lw Rs, Imm	$\text{Reg[Rs]} \leftarrow \text{Mem[Imm]}$
sw	101	Rs	Imm	sw Rs, Imm	$\text{Mem[Imm]} \leftarrow \text{Reg[Rs]}$
jnz	110	Rs	Imm	jnz Rs, Imm	$\text{PC} \leftarrow (\text{Reg[Rs]} \neq 0) ? \text{Imm} : \text{PC} + 1$
li	111	Rs	Imm	li Rs, Imm	$\text{Reg[Rs]} \leftarrow \text{Imm}$


- Extend (Mã giá):

Ins	Opcode	Rs	Rt	Rd	Funct	Assembly-Code Format	Meaning
	15 13	12 10	9 7	6 4	3 0		
not	000	Rs	Rs	Rd	1000	not Rd, Rs	$\text{Reg[Rd]} \leftarrow \text{Reg[Rs]} \sim\& \text{Reg[Rs]}$
mov	000	Rs	Rs	Rd	0110	mov Rd, Rs	$\text{Reg[Rd]} \leftarrow \text{Reg[Rs]} \& \text{Reg[Rs]}$
nop	001	Rs	Rs		0000000	nop	$\text{Reg[Rs]} \leftarrow \text{Reg[Rs]} + 0$
jmp	011	Rs	Rs		Imm	jmp Imm	$\text{PC} \leftarrow (\text{Reg[Rs]} == \text{Reg[Rs]}) ? \text{Imm} : \text{PC} + 1$


- RRI:

Ins	Opcode	Rs	Rt	Imm	Assembly-Code Format	Meaning
	15 13	12 10	9 7	6 0		
addi	001	Rs	Rt	Imm	addi Rs, Rt, Imm	$\text{Reg[Rt]} \leftarrow \text{Reg[Rs]} + \text{SignExtImm}$
subi	010	Rs	Rt	Imm	subi Rs, Rt, Imm	$\text{Reg[Rt]} \leftarrow \text{Reg[Rs]} - \text{SignExtImm}$
beq	011	Rs	Rt	Imm	beq Rs, Rt, Imm	$\text{PC} \leftarrow (\text{Reg[Rs]} == \text{Reg[Rt]}) ? \text{Imm} : \text{PC} + 1$

DATAPATH



DATAPATH - CPU 16-BIT









02

PIPELINE &
MẠCH NHÂN



PIPELINE - IF & ID






PIPELINE - REG





PIPELINE - EX





PIPELINE - MEM



PIPELINE - WB



PIPELINE - FORWARDING UNIT




PIPELINE - FORWARDING UNIT

```

sub    $2,    $1,    $3
and   $12,   $5,    $2      # 1b
or    $13,   $2,    $6      # 2a
add   $14,   $2,    $2      # No hazard
sw    $15, 100($2)      # No hazard

```



Data Hazard: Xuất hiện khi thanh ghi chưa WB mà được sử dụng ở lệnh tie

-> Ep giá trị ngay sau khi tính du

```

lw    $2, 20($1)
nop
or   $8, $2, $6
add  $9, $4, $2
slt  $1, $6, $7

```



```

add  $1, $1, $2
add  $1, $1, $3
add  $1, $1, $4


```

PIPELINE - FORWARDING UNIT


Mux Control	Source	Explanation
ForwardA = 00	ID/EX	First ALU input comes from register file.
ForwardA = 10	EX/MEM	First ALU input is forwarded from the prior ALU result.
ForwardA = 01	MEM/WB	First ALU input is forwarded from the data memory or a prior ALU result.
ForwardB = 00	ID/EX	Second ALU input comes from register file.
ForwardB = 10	EX/MEM	Second ALU input is forwarded from the prior ALU result.
ForwardB = 01	MEM/WB	Second ALU input is forwarded from the data memory or a prior ALU result.



PIPELINE - FORWARDING UNIT




PIPELINE - HAZARD DETECTION UNIT






Data Hazard: Xuất hiện doi với lệnh RI chỉ cập nhật ở giao doa

-> Tao tín hiệu Load Hazard để stall lệnh tiếp theo 1 chu kỳ và chen NOP (FLUSH) ở giao doa





lw	\$2,	20 (\$1)
and	\$4,	\$2, \$5
or	\$8,	\$2, \$6
add	\$9,	\$4, \$2
slt	\$1,	\$6, \$7

PIPELINE - HAZARD DETECTION UNIT





PIPELINE - PC + BRANCH PREDICTION



PIPELINE - PC + BRANCH PREDICTION

```
int i = 0;  
do{  
    /* loop body */  
    i = i + 1  
}while(i < 10);
```




```
        add    $t0, $0, $0
L1:   /* loop body*/
        addi   $t0, $t0, 1
        slti   $t1, $t0, 10
        bne   $t1, $0, L1
```






PIPELINE & MẠCH NHÂN

02


PIPELINE - PC + BRANCH PREDICTION



MẠCH NHÂN



MẠCH NHÂN



→ Thuật toán Booth?

VD: 0000 1111 (15 hệ 10)

Thông thường: $8 + 4 + 2 + 1 = 15 \rightarrow 3$ phép toán

Booth: $16 - 1 = 15 \rightarrow 1$ phép toán

???

MẠCH NHÂN

VD: 0000 1111 (15 hệ 10)

Thông thường: $8 + 4 + 2 + 1 = 15 \rightarrow 3$ phép toán

Booth (Radix-2): $16 - 1 = 15 \rightarrow 1$ phép toán
 ???

0000 1111
 $i = 7 \ 6 \ 5 \ 4 \ 3 \ 2 \ 1 \ 0$

MẠCH NHÂN

VD: 0000 1111 (15 hệ 10)

Thông thường: $8 + 4 + 2 + 1 = 15 \rightarrow 3$ phép toán

Booth (Radix-2): $16 - 1 = 15 \rightarrow 1$ phép toán
 ???

0000 1111 0
 $i = 7 \ 6 \ 5 \ 4 \ 3 \ 2 \ 1 \ 0 \ -1$

MẠCH NHÂN

VD: 0000 1111 (15 hệ 10)

Thông thường: $8 + 4 + 2 + 1 = 15 \rightarrow 3$ phép toán

Booth (Radix-2): $16 - 1 = 15 \rightarrow 1$ phép toán
 ???

0000 1111 0
 $i = 7 \ 6 \ 5 \ 4 \ 3 \ 2 \ 1 \ 0 \ -1$

MẠCH NHÂN

VD: 0000 1111 (15 hệ 10)

Thông thường: $8 + 4 + 2 + 1 = 15 \rightarrow 3$ phép toán

Booth (Radix-2): $16 - 1 = 15 \rightarrow 1$ phép toán
???

0000 11110
 $i = 7 \ 6 \ 5 \ 4 \ 3 \ 2 \ 1 \ 0 \ -1$

MẠCH NHÂN

VD: 0000 1111 (15 hệ 10)

Thông thường: $8 + 4 + 2 + 1 = 15 \rightarrow 3$ phép toán

Booth (Radix-2): $16 - 1 = 15 \rightarrow 1$ phép toán
 ???

0000 1111 0
 $i = \begin{matrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & -1 \end{matrix}$

MẠCH NHÂN

VD: 0000 1111 (15 hệ 10)

Thông thường: $8 + 4 + 2 + 1 = 15 \rightarrow 3$ phép toán

Booth (Radix-2): $16 - 1 = 15 \rightarrow 1$ phép toán
 ???

0000 **1111** 0
 $i = \begin{matrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & -1 \end{matrix}$

MẠCH NHÂN

VD: 0000 1111 (15 hệ 10)

Thông thường: $8 + 4 + 2 + 1 = 15 \rightarrow 3$ phép toán

Booth (Radix-2): $\textcircled{16} - \textcircled{1} = 15 \rightarrow 1$ phép toán
???
???

0000 **0** 1111 **1** 0
 $i = \begin{matrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & -1 \end{matrix}$

MẠCH NHÂN

VD: 0000 1111 (15 hệ 10)

Thông thường: $8 + 4 + 2 + 1 = 15 \rightarrow 3$ phép toán

Booth (Radix-2): $(16 - 1) = 15 \rightarrow 1$ phép toán
???



→ Xét từ phải qua trái tại bit i :

$$+) 0 \rightarrow 1: -2^i$$

$$+) 1 \rightarrow 0: +2^i$$

⇒ Công thức Booth
(đúng với mọi số có dấu):

$$\sum_{i=0}^{N-1} (y_{i-1} - y_i) 2^i$$

MẠCH NHÂN

→ Cách nhân thông thường:

$$\begin{array}{r} 0000\ 0000\ 0000\ 1111\ (15) \\ \times\ 0111\ 1111\ 1111\ 1111\ (32767) \\ \hline 0000\ ... 0000\ 0000\ 0000\ 1111\ (32\ bits) \end{array}$$

MẠCH NHÂN

→ Cách nhân thông thường:

$$\begin{array}{r} 0000\ 0000\ 0000\ 1111\ (15) \\ \times 0111\ 1111\ 1111\ 1111\ (32767) \\ \hline 0000 \dots 0000\ 0000\ 0000\ 1111 \\ \quad \dots \\ 0000 \dots 0000\ 0000\ 0000\ 0000 \end{array}$$

} x16

⇒ Phức tạp, không tối ưu.

MẠCH NHÂN

→ Áp dụng Booth (Booth Radix-2):

$$\begin{array}{r} 0000\ 0000\ 0000\ 1111 \quad (15) \rightarrow M \\ \times \quad 0111\ 1111\ 1111\ 1111\ 0 \quad (32767) \\ \hline -M << 0 \end{array}$$

MẠCH NHÂN

→ Áp dụng Booth (Booth Radix-2):

$$\begin{array}{r} 0000\ 0000\ 0000\ 1111 \quad (15) \rightarrow M \\ \times 0111\ 1111\ 1111\ 1111\ 0 \quad (32767) \\ \hline \end{array}$$

$$\begin{array}{r} -M \ll 0 \\ 0000 \dots 0000\ 0000\ 0000 \\ \dots \\ 0000 \dots 0000\ 0000\ 0000 \\ M \ll 15 \end{array}$$

x16

⇒ Giảm được độ phức tạp khi cộng nhưng chưa hoàn toàn tối ưu.
Độ phức tạp không giảm nếu chuỗi bit thay đổi liên tục (TH xấu nhất).

MẠCH NHÂN

VD: 0000 1111 (15 hệ 10)

Thông thường: $8 + 4 + 2 + 1 = 15 \rightarrow 3$ phép toán

Booth (Radix-4): $16 - 1 = 15 \rightarrow 1$ phép toán

0000 1111 0
i = 7 6 5 4 3 2 1 0 -1

MẠCH NHÂN

VD: 0000 1111 (15 hệ 10)

Thông thường: $8 + 4 + 2 + 1 = 15 \rightarrow 3$ phép toán

Booth (Radix-4): $16 - 1 = 15 \rightarrow 1$ phép toán

0000 **1111** 0
 $i = \begin{matrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & -1 \end{matrix}$

MẠCH NHÂN

VD: 0000 1111 (15 hệ 10)

Thông thường: $8 + 4 + 2 + 1 = 15 \rightarrow 3$ phép toán

Booth (Radix-4): $\textcircled{16} - \textcircled{1} = 15 \rightarrow 1$ phép toán



MẠCH NHÂN

VD: 0000 1111 (15 hệ 10)

Thông thường: $8 + 4 + 2 + 1 = 15 \rightarrow 3$ phép toán

Booth (Radix-4): $16 - 1 = 15 \rightarrow 1$ phép toán



Booth (Radix-2):

$$\sum_{i=0}^{N-1} (y_{i-1} - y_i) 2^i$$

\Rightarrow

Booth (Radix-4):

$$\sum_{i=0}^{N/2-1} (-2y_{2i+1} + y_{2i} + y_{2i-1}) \cdot 4^i$$

MẠCH NHÂN

→ Áp dụng Booth (Booth Radix-4):

$$\begin{array}{r} 0000 \ 0000 \ 0000 \ 1111 \quad (15) \rightarrow M \\ \times \ 0111 \ 1111 \ 1111 \ 1111 \ 0 \quad (32767) \\ \hline -M << 0 \end{array}$$

MẠCH NHÂN

→ Áp dụng Booth (Booth Radix-4):

$$\begin{array}{r}
 \times 0000\ 0000\ 0000\ 1111 \quad (15) \rightarrow M \\
 \times 0111\ 1111\ 1111\ 1111\ 0 \quad (32767) \\
 \hline
 \end{array}$$

$$\begin{array}{r}
 -M \ll 0 \\
 0000 \dots 0000\ 0000\ 0000\ 0000 \\
 \dots \\
 0000 \dots 0000\ 0000\ 0000\ 0000 \\
 +2M \ll 14
 \end{array}$$

x8 (Sử dụng Dadda để cộng đồng thời 8 hàng)

⇒ Mức độ tối ưu cao.
Thuật toán dễ dàng thiết kế.



03

KIỂM ĐỊNH

KIỂM TRA TÀI NGUYÊN

Analysis & Synthesis Resource Usage Summary

	Resource	Usage
1	Estimated Total logic elements	3,109
2		
3	Total combinational functions	2774
4	Logic element usage by number of LUT inputs	
1	-- 4 input functions	1830
2	-- 3 input functions	846
3	-- <=2 input functions	98
4	Logic elements by mode	
1	-- normal mode	2774
2	-- arithmetic mode	0
3	Total registers	541
4	-- Dedicated logic registers	541
5	-- I/O registers	0
6	I/O pins	210
7	Embedded Multiplier 9-bit elements	0
8	Maximum fan-out node	CLK
9	Maximum fan-out	541
10	Total fan-out	11707
11	Average fan-out	3.32

Entity	Logic Cells	Dedicated Logic Registers	I/O Registers	Memory Bits	M4Ks	DSP Elements	DSP 9x9	DSP 18x8	Pins	Virtual Pins	LUT-Only LCs	Register-Only LCs	LUT/Register LCs
Cyclone II: EP2C35F72C8													
Datapath_4s	2964 (9)	610 (9)	0 (0)	0	0	0	0	0	210	0	2354 (0)	98 (0)	512 (9)
CPU_36bit:mst	1996 (39)	610 (9)	0 (0)	0	0	0	0	0	0	0	1386 (39)	98 (0)	512 (31)
Control_Unit:mst	5 (1)	0 (1)	0 (0)	0	0	0	0	0	0	0	2 (0)	0 (0)	2 (1)
RF_20_8bit:mst1	224 (89)	128 (0)	0 (0)	0	0	0	0	0	0	0	87 (80)	32 (0)	109 (95)
MUX_4x1_16bit:mst2	32 (0)	0 (0)	0 (0)	0	0	0	0	0	0	0	0 (0)	0 (0)	32 (0)
ACCUnit3	898 (2)	0 (0)	0 (0)	0	0	0	0	0	0	0	805 (2)	0 (0)	83 (2)
ACCUnit4	89 (20)	0 (0)	0 (0)	0	0	0	0	0	0	0	87 (20)	0 (0)	2 (0)
ACCUnit5	14 (6)	0 (0)	0 (0)	0	0	0	0	0	0	0	14 (6)	0 (0)	0 (0)
MUX_3x1_16bit:mst2	62 (0)	0 (0)	0 (0)	0	0	0	0	0	0	0	59 (0)	0 (0)	7 (0)
mul16x16:mst8	731 (0)	0 (0)	0 (0)	0	0	0	0	0	0	0	647 (0)	0 (0)	84 (0)
Shifter:mst4	34 (0)	0 (0)	0 (0)	0	0	0	0	0	0	0	34 (0)	0 (0)	0 (0)
MUX_2x1_16bit:mst5	29 (18)	6 (0)	0 (0)	0	0	0	0	0	0	0	15 (4)	0 (0)	14 (6)
PC:mst7	29 (18)	6 (0)	0 (0)	0	0	0	0	0	0	0	15 (4)	0 (0)	14 (6)
DAD:mst8	29 (18)	6 (0)	0 (0)	0	0	0	0	0	0	0	15 (4)	0 (0)	14 (6)
MUX_2x1_16bit:mst11	71 (0)	10 (0)	0 (0)	0	0	0	0	0	0	0	53 (0)	0 (0)	18 (0)
MUX_2x1_16bit:mst13	11 (0)	0 (0)	0 (0)	0	0	0	0	0	0	0	7 (0)	0 (0)	4 (0)
ID_REG:mst34	76 (36)	52 (13)	0 (0)	0	0	0	0	0	0	0	14 (14)	4 (0)	58 (38)
BranchPrediction:mst15	355 (3)	140 (0)	0 (0)	0	0	0	0	0	0	0	215 (3)	38 (0)	102 (4)
RF_64x2_20:mst	333 (38)	128 (0)	0 (0)	0	0	0	0	0	0	0	204 (34)	34 (0)	95 (2)
Update_HBT:mst6	3 (1)	0 (0)	0 (0)	0	0	0	0	0	0	0	1 (1)	0 (0)	2 (2)
CLA_6bit:mst8	6 (0)	0 (0)	0 (0)	0	0	0	0	0	0	0	1 (0)	0 (0)	5 (0)
PC_Storage:mst8	12 (0)	12 (0)	0 (0)	0	0	0	0	0	0	0	0 (0)	4 (0)	8 (0)
MUX_2x1_6bit:mst10	6 (0)	0 (0)	0 (0)	0	0	0	0	0	0	0	0 (0)	0 (0)	0 (0)
EX_MEMORY:mst6	145 (4)	125 (4)	0 (0)	0	0	0	0	0	0	0	17 (0)	4 (1)	124 (3)
MEM_WB:mst7	66 (2)	66 (2)	0 (0)	0	0	0	0	0	0	0	6 (0)	12 (1)	54 (1)
MUX_3x1_16bit:mst18	71 (0)	9 (0)	0 (0)	0	0	0	0	0	0	0	49 (0)	0 (0)	22 (0)
Forwarding_Unit:mst20	22 (22)	9 (0)	0 (0)	0	0	0	0	0	0	0	8 (0)	0 (0)	14 (14)
Load_Hazard_Detection_Unit:mst23	5 (0)	0 (0)	0 (0)	0	0	0	0	0	0	0	3 (0)	0 (0)	0 (0)
MUX_3x1_16bit:mst24	18 (0)	0 (0)	0 (0)	0	0	0	0	0	0	0	14 (0)	0 (0)	2 (0)
MUX_2x1_16bit:mst9	29 (0)	0 (0)	0 (0)	0	0	0	0	0	0	0	20 (20)	8 (1)	76 (39)
REG_10:mst10	104 (55)	64 (10)	0 (0)	0	0	0	0	0	0	0	20 (20)	8 (1)	76 (39)
MUX_2x1_16bit:mst14	1 (0)	1 (0)	0 (0)	0	0	0	0	0	0	0	0 (0)	0 (0)	1 (0)
ONDCP_ROM:mst3	29 (29)	0 (0)	0 (0)	0	0	0	0	0	0	0	18 (18)	0 (0)	11 (11)
DMMM_32x8:mst2	934 (2)	0 (0)	0 (0)	0	0	0	0	0	0	0	933 (2)	0 (0)	1 (0)
IO_Controller:mst4	18 (2)	0 (0)	0 (0)	0	0	0	0	0	0	0	17 (1)	0 (0)	1 (1)

KIỂM TRA ĐỊNH THỜI

```
1  create_clock -name clk -period 14.7 [get_ports {CLK}]
```

Slow Model Fmax Summary

	Fmax	Restricted Fmax	Clock Name	Note
1	76.95 MHz	76.95 MHz	clk	

Slow Model Setup Summary

	Clock	Slack	End Point TNS
1	clk	1.704	0.000

Slow Model Hold Summary

	Clock	Slack	End Point TNS
1	clk	0.391	0.000

KIỂM TRA ĐỊNH THỜI

Slow Model Setup Summary

	Clock	Slack	End Point TNS
1	clk	1.704	0.000


Stack	From node	To node	Launch Clock	Latch Clock	Relationship	Clock Skew	Data 0
1	CPU_16bit:inst[DX_MEM:inst16:DFF_2bit:inst11]inst	CPU_16bit:inst[Forwarding_Unit:inst20:inst2~3_GTERM206	ck	ck	14.700	0.003	13.835
2	CPU_16bit:inst[Forwarding_Unit:inst20:inst2~2_GTERM132	CPU_16bit:inst[Forwarding_Unit:inst20:inst2~3_GTERM206	ck	ck	14.700	0.000	13.837
3	CPU_16bit:inst[DX_MEM:inst16:DFF_2bit:inst11]inst	CPU_16bit:inst[MUX_2x1_16bit:inst11 M_UX_2x1:inst1]inst~2_GTERM200_GTERM666	ck	ck	14.700	0.003	12.926
4	CPU_16bit:inst[DX_MEM:inst16:DFF_2bit:inst11]inst	CPU_16bit:inst[Forwarding_Unit:inst20:inst2~3_GTERM206	ck	ck	14.700	0.000	12.923
5	CPU_16bit:inst[Forwarding_Unit:inst20:inst2~2_GTERM132	CPU_16bit:inst[MUX_2x1_16bit:inst11 M_UX_2x1:inst1]inst~2_GTERM200_GTERM666	ck	ck	14.700	0.000	12.908
6	CPU_16bit:inst[MEM_WB:inst17:DFF_2bit:inst11]inst	CPU_16bit:inst[Forwarding_Unit:inst20:inst2~3_GTERM206	ck	ck	14.700	0.003	12.830
7	CPU_16bit:inst[MEM_WB:inst17:DFF_2bit:inst11]inst	CPU_16bit:inst[Forwarding_Unit:inst20:inst2~3_GTERM206	ck	ck	14.700	0.003	12.822
8	CPU_16bit:inst[MUX_2x1_16bit:inst11 M_UX_2x1:inst1]inst~2_GTERM200_GTERM666	CPU_16bit:inst[MUX_2x1_16bit:inst11 M_UX_2x1:inst1]inst~2_GTERM200_GTERM666	ck	ck	14.700	0.000	12.814
9	CPU_16bit:inst[DX_MEM:inst16:DFF_2bit:inst24]inst13	CPU_16bit:inst[Forwarding_Unit:inst20:inst2~3_GTERM206	ck	ck	14.700	0.003	12.783
10	CPU_16bit:inst[DX_MEM:inst16:DFF_2bit:inst11]inst	CPU_16bit:inst[Forwarding_Unit:inst20:inst1~1_GTERM130	ck	ck	14.700	-0.001	12.751
11	CPU_16bit:inst[DX_MEM:inst16:DFF_2bit:inst11]inst	CPU_16bit:inst[Forwarding_Unit:inst20:inst1~3_GTERM192	ck	ck	14.700	-0.001	12.743
12	CPU_16bit:inst[Forwarding_Unit:inst20:inst2~2_GTERM132	CPU_16bit:inst[Forwarding_Unit:inst20:inst1~1_GTERM130	ck	ck	14.700	-0.004	12.733
13	CPU_16bit:inst[DX_MEM:inst16:DFF_2bit:inst11]inst	CPU_16bit:inst[MUX_5x1_16bit:inst18 M_X_2x1:inst2]inst3~3_GTERM524_GTERM528	ck	ck	14.700	-0.001	12.729
14	CPU_16bit:inst[Forwarding_Unit:inst20:inst2~2_GTERM132	CPU_16bit:inst[Forwarding_Unit:inst20:inst1~3_GTERM192	ck	ck	14.700	-0.004	12.725
15	CPU_16bit:inst[MEM_WB:inst17:DFF_16bit:inst12]	CPU_16bit:inst[Forwarding_Unit:inst20:inst2~3_GTERM206	ck	ck	14.700	0.003	12.723
16	CPU_16bit:inst[MEM_WB:inst17:DFF_2bit:inst11]inst	CPU_16bit:inst[MUX_2x1_16bit:inst11 M_UX_2x1:inst1]inst~2_GTERM200_GTERM666	ck	ck	14.700	0.003	12.721
17	CPU_16bit:inst[Forwarding_Unit:inst20:inst22~2_GTERM132	CPU_16bit:inst[MUX_5x1_16bit:inst18 M_X_2x1:inst2]inst3~2_GTERM524_GTERM528	ck	ck	14.700	-0.004	12.711
18	CPU_16bit:inst[MEM_WB:inst17:DFF_16bit:inst12]	CPU_16bit:inst[MUX_2x1_16bit:inst11 M_UX_2x1:inst1]inst~2_GTERM200_GTERM666	ck	ck	14.700	0.003	12.713
19	CPU_16bit:inst[DX_MEM:inst16:DFF_2bit:inst11]inst	CPU_16bit:inst[MUX_5x1_16bit:inst18 MUX_bit:inst3 MUX_2x1:inst1]inst~1_GTERM134	ck	ck	14.700	-0.001	12.701
20	CPU_16bit:inst[Forwarding_Unit:inst20:inst2~2_GTERM132	CPU_16bit:inst[MUX_5x1_16bit:inst18 MUX_bit:inst3 MUX_2x1:inst1]inst~1_GTERM134	ck	ck	14.700	-0.004	12.683
21	CPU_16bit:inst[DX_MEM:inst16:DFF_16bit:inst3]inst13	CPU_16bit:inst[DX_MEM:inst16:DFF_16bit:inst25]inst14_GTERM306	ck	ck	14.700	-0.162	12.521
22	CPU_16bit:inst[DX_MEM:inst16:DFF_16bit:inst3]inst13	CPU_16bit:inst[DX_MEM:inst16:DFF_16b_25]inst12_GTERM278_GTERM94_GTERM532	ck	ck	14.700	-0.162	12.520
23	CPU_16bit:inst[DX_MEM:inst16:DFF_16bit:inst24]inst13	CPU_16bit:inst[MUX_2x1_16bit:inst11 M_UX_2x1:inst1]inst~2_GTERM200_GTERM666	ck	ck	14.700	0.003	12.674
24	CPU_16bit:inst[MEM_WB:inst17:DFF_2bit:inst11]inst	CPU_16bit:inst[Forwarding_Unit:inst20:inst2~3_GTERM206	ck	ck	14.700	0.003	12.668
25	CPU_16bit:inst[DX_MEM:inst16:DFF_2bit:inst11]inst	CPU_16bit:inst[MUX_2x1_16bit:inst11 MUX_bit:inst2 MUX_2x1:inst1]inst~0_GTERM708	ck	ck	14.700	0.003	12.649
26	CPU_16bit:inst[DX_MEM:inst16:DFF_2bit:inst11]inst	CPU_16bit:inst[Forwarding_Unit:inst20:inst22~2_GTERM132	ck	ck	14.700	0.003	12.648
27	CPU_16bit:inst[DX_MEM:inst16:DFF_2bit:inst11]inst	CPU_16bit:inst[MUX_2x1_16bit:inst11 MUX_4bit:inst3 MUX_2x1:inst1]inst~0_GTERM696	ck	ck	14.700	0.003	12.647
28	CPU_16bit:inst[MUX_2x1_16bit:inst11 MUX_bit:inst3 MUX_2x1:inst2]inst~1_GTERM694	CPU_16bit:inst[MUX_2x1_16bit:inst11 MUX_bit:inst3 MUX_2x1:inst2]inst~1_GTERM694	ck	ck	14.700	0.003	12.646
29	CPU_16bit:inst[MUX_2x1_16bit:inst11 M_UX_2x1:inst1]inst~2_GTERM200_GTERM666	CPU_16bit:inst[Forwarding_Unit:inst20:inst1~1_GTERM130	ck	ck	14.700	-0.004	12.639
30	CPU_16bit:inst[MUX_2x1_16bit:inst11 M_UX_2x1:inst1]inst~2_GTERM200_GTERM666	CPU_16bit:inst[Forwarding_Unit:inst20:inst1~3_GTERM192	ck	ck	14.700	-0.004	12.631
31	CPU_16bit:inst[Forwarding_Unit:inst20:inst22~2_GTERM132	CPU_16bit:inst[MUX_2x1_16bit:inst11 MUX_bit:inst2 MUX_2x1:inst1]inst~0_GTERM708	ck	ck	14.700	0.000	12.631
32	CPU_16bit:inst[Forwarding_Unit:inst20:inst22~2_GTERM132	CPU_16bit:inst[Forwarding_Unit:inst20:inst22~2_GTERM132	ck	ck	14.700	0.000	12.630
33	CPU_16bit:inst[Forwarding_Unit:inst20:inst22~2_GTERM132	CPU_16bit:inst[MUX_2x1_16bit:inst11 MUX_4bit:inst3 MUX_2x1:inst1]inst~0_GTERM696	ck	ck	14.700	0.000	12.629

Slow Model Hold Summary

	Clock	Slack	End Point TNS
1	clk	0.391	0.000

	Slack	From Node	To Node	Launch Clock	Latch Clock	Relationship	Clock Skew	Data Delay
1	0.391	CPU_16bit:inst REG_EX:inst40 DFF_2bit:inst4 inst_OTERM616	CPU_16bit:inst REG_EX:inst40 DFF_3bit:inst4 inst_OTERM616	clk	clk	0.000	0.000	0.657
2	0.391	CPU_16bit:inst REG_EX:inst40 DFF_2bit:inst4 inst1_OTERM614	CPU_16bit:inst REG_EX:inst40 DFF_3bit:inst4 inst1_OTERM614	clk	clk	0.000	0.000	0.657
3	0.511	CPU_16bit:inst REG_EX:inst40 DFF_16bit:inst3 inst13	CPU_16bit:inst EX_MEM:inst16 DFF_16bit:inst3 inst13	clk	clk	0.000	0.163	0.940
4	0.519	CPU_16bit:inst ID_REG:inst14 DFF_16bit:inst inst15	CPU_16bit:inst REG_EX:inst40 DFF_16bit:inst3 inst15	clk	clk	0.000	0.000	0.785
5	0.520	CPU_16bit:inst ID_REG:inst14 DFF_3bit:inst2 inst1_OTERM690	CPU_16bit:inst REG_EX:inst40 DFF_3bit:inst4 inst1_OTERM614	clk	clk	0.000	0.000	0.786
6	0.522	CPU_16bit:inst EX_MEM:inst16 inst10	CPU_16bit:inst MEM_WB:inst7 inst6	clk	clk	0.000	0.000	0.788
7	0.522	CPU_16bit:inst ID_REG:inst14 inst17_OTERM584	CPU_16bit:inst REG_EX:inst40 inst14_OTERM596	clk	clk	0.000	0.000	0.788
8	0.523	CPU_16bit:inst EX_MEM:inst16 DFF_16bit:inst25 inst13_OTERM292	CPU_16bit:inst MEM_WB:inst7 DFF_16bit:inst25 inst13	clk	clk	0.000	0.000	0.789
9	0.525	CPU_16bit:inst ID_REG:inst14 DFF_16bit:inst19 inst1	CPU_16bit:inst REG_EX:inst40 DFF_16bit:inst18 inst1	clk	clk	0.000	0.000	0.791
10	0.527	CPU_16bit:inst EX_MEM:inst16 DFF_16bit:inst25 inst11_OTERM266	CPU_16bit:inst MEM_WB:inst7 DFF_16bit:inst25 inst11	clk	clk	0.000	0.000	0.793
11	0.527	CPU_16bit:inst ID_REG:inst14 DFF_16bit:inst19 inst14	CPU_16bit:inst REG_EX:inst40 DFF_16bit:inst18 inst14	clk	clk	0.000	0.000	0.793
12	0.530	CPU_16bit:inst ID_REG:inst14 DFF_16bit:inst19 inst13	CPU_16bit:inst REG_EX:inst40 DFF_16bit:inst18 inst13	clk	clk	0.000	0.000	0.796
13	0.533	CPU_16bit:inst EX_MEM:inst16 DFF_16bit:inst25 inst9_OTERM228	CPU_16bit:inst MEM_WB:inst7 DFF_16bit:inst25 inst9	clk	clk	0.000	0.000	0.799
14	0.535	CPU_16bit:inst EX_MEM:inst16 DFF_16bit:inst25 inst10_OTERM240	CPU_16bit:inst MEM_WB:inst7 DFF_16bit:inst25 inst10	clk	clk	0.000	0.000	0.801
15	0.538	CPU_16bit:inst ID_REG:inst14 DFF_16bit:inst19 inst12	CPU_16bit:inst REG_EX:inst40 inst2_OTERM572	clk	clk	0.000	0.000	0.804
16	0.544	CPU_16bit:inst EX_MEM:inst16 DFF_16bit:inst3 inst8	CPU_16bit:inst EX_MEM:inst16 DFF_16bit:inst inst8	clk	clk	0.000	0.000	0.810
17	0.556	CPU_16bit:inst ID_REG:inst14 DFF_4bit:inst8 inst_OTERM586	CPU_16bit:inst REG_EX:inst40 inst9_OTERM568	clk	clk	0.000	0.000	0.822
18	0.659	CPU_16bit:inst ID_REG:inst14 inst5_OTERM570	CPU_16bit:inst REG_EX:inst40 inst7_OTERM572	clk	clk	0.000	0.000	0.916
19	0.657	CPU_16bit:inst ID_REG:inst14 DFF_16bit:inst19 inst2	CPU_16bit:inst REG_EX:inst40 DFF_16bit:inst18 inst2	clk	clk	0.000	0.000	0.923
20	0.660	CPU_16bit:inst branchPrediction:inst15 PC_rage:inst9 RF_1x6_10:inst3 RFC:inst inst6	CPU_16bit:inst branchPrediction:inst15 PC_rage:inst9 RF_1x6_10:inst2 RFC:inst inst6	clk	clk	0.000	0.000	0.926
21	0.660	CPU_16bit:inst ID_REG:inst14 DFF_16bit:inst19 inst5	CPU_16bit:inst REG_EX:inst40 DFF_16bit:inst18 inst5	clk	clk	0.000	0.000	0.926
22	0.661	CPU_16bit:inst ID_REG:inst14 DFF_16bit:inst19 inst1	CPU_16bit:inst REG_EX:inst40 DFF_16bit:inst18 inst11	clk	clk	0.000	0.000	0.927
23	0.662	CPU_16bit:inst ID_REG:inst14 DFF_3bit:inst2 inst2	CPU_16bit:inst REG_EX:inst40 DFF_3bit:inst4 inst2_OTERM604	clk	clk	0.000	0.000	0.928
24	0.663	CPU_16bit:inst branchPrediction:inst15 PC_age:inst9 RF_1x6_10:inst3 RFC:inst3 inst6	CPU_16bit:inst branchPrediction:inst15 PC_age:inst9 RF_1x6_10:inst2 RFC:inst3 inst6	clk	clk	0.000	0.000	0.929
25	0.664	CPU_16bit:inst ID_REG:inst14 DFF_16bit:inst19 inst4	CPU_16bit:inst REG_EX:inst40 DFF_16bit:inst18 inst4	clk	clk	0.000	0.000	0.930
26	0.665	CPU_16bit:inst ID_REG:inst14 DFF_16bit:inst19 inst7	CPU_16bit:inst REG_EX:inst40 DFF_16bit:inst18 inst7	clk	clk	0.000	0.000	0.931
27	0.666	CPU_16bit:inst branchPrediction:inst15 PC_age:inst9 RF_1x6_10:inst3 RFC:inst4 inst6	CPU_16bit:inst branchPrediction:inst15 PC_age:inst9 RF_1x6_10:inst2 RFC:inst4 inst6	clk	clk	0.000	0.000	0.932
28	0.666	CPU_16bit:inst branchPrediction:inst15 PC_age:inst9 RF_1x6_10:inst3 RFC:inst7 inst6	CPU_16bit:inst branchPrediction:inst15 PC_age:inst9 RF_1x6_10:inst2 RFC:inst7 inst6	clk	clk	0.000	0.000	0.932
29	0.667	CPU_16bit:inst EX_MEM:inst16 inst12	CPU_16bit:inst MEM_WB:inst7 inst5	clk	clk	0.000	0.000	0.933
30	0.670	CPU_16bit:inst EX_MEM:inst16 DFF_16bit:inst25 inst4_OTERM660	CPU_16bit:inst MEM_WB:inst7 DFF_16bit:inst25 inst4	clk	clk	0.000	0.000	0.936
31	0.670	CPU_16bit:inst EX_MEM:inst16 DFF_16bit:inst25 inst5_OTERM472	CPU_16bit:inst MEM_WB:inst7 DFF_16bit:inst25 inst5	clk	clk	0.000	0.000	0.936
32	0.673	CPU_16bit:inst REG_EX:inst40 DFF_16bit:inst3 inst9	CPU_16bit:inst EX_MEM:inst16 DFF_16bit:inst3 inst9	clk	clk	0.000	0.000	0.939
33	0.674	CPU_16bit:inst EX_MEM:inst16 DFF_16bit:inst25 inst11_OTERM242	CPU_16bit:inst MEM_WB:inst7 DFF_16bit:inst25 inst11	clk	clk	0.000	0.000	0.940
34	0.678	CPU_16bit:inst EX_MEM:inst16 DFF_16bit:inst24 inst11	CPU_16bit:inst MEM_WB:inst7 DFF_16bit:inst11	clk	clk	0.000	0.000	0.944

KIỂM TRA ĐỊNH THỜI



KIỂM TRA CÔNG SUẤT





PowerPlay Power Analyzer Summary

PowerPlay Power Analyzer Status	Successful - Thu Dec 18 12:45:15 2025
Quartus II 64-Bit Version	13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition
Revision Name	CPU_16bit
Top-level Entity Name	Datapath
Family	Cyclone II
Device	EP2C35F672C6
Power Models	Final
Total Thermal Power Dissipation	261.75 mW
Core Dynamic Thermal Power Dissipation	36.62 mW
Core Static Thermal Power Dissipation	80.43 mW
I/O Thermal Power Dissipation	144.70 mW
Power Estimation Confidence	Low: user provided insufficient toggle rate data

TỔNG HỢP KẾT QUẢ

Tiêu chí	CPU 16-bit	Nios II/s (Standard)
Tài nguyên	<ul style="list-style-type: none"> - Logic elements: 3,109 - Registers: 541 	LEs: $\approx 1,400 - 1,800$
Tần số tối đa	<ul style="list-style-type: none"> - $F_{max} \approx 76.95$ MHz - $T_{min} \approx 13.00$ ns 	$\approx 80 - 100$ MHz (trên Cyclone II)
Định thời	<ul style="list-style-type: none"> - Setup slack: 1.704 ns - Hold slack: 0.319 ns 	...
Công suất	<ul style="list-style-type: none"> - Total Thermal Power Dissipation: 261.75 mW - Core Dynamic Thermal Power Dissipation: 36.62 mW - Core Static Thermal Power Dissipation: 80.43 mW - I/O Thermal Power Dissipation: 144.70 mW 	<ul style="list-style-type: none"> - Core Dynamic Thermal Power Dissipation: 10 - 15 mW
Hiệu năng (Testbench: Tìm số Fibonacci thứ 23)	<ul style="list-style-type: none"> - Thời gian thực thi: ≈ 2.083 μs - Testbench: <ul style="list-style-type: none"> li r1, 23 li r2, 1 li r3, 1 subi r1, r1, 2 slt r5, r0, r1 beq r5, r0, 11 add r4, r3, r2 mov r2, r3 mov r3, r4 dec r1, r1 jmp 4 	<ul style="list-style-type: none"> - Thời gian thực thi: $\approx 2.5 - 3.5$ μs

MÔ PHỎNG FPGA



Nhóm 1 - CE118.Q11.VMTN

THANK YOU

for your time and attention

GitHub Project:

