### CS120: Intro. to Algorithms and their Limitations

Anshu & Hesterberg

## Lecture 7: RAM and Word-RAM Simulations

Harvard SEAS - Fall 2023

Sept. 26, 2023

#### 1 Announcements

- New office hours on Google calendar
- Revision videos
- Regrade requests

Recommended Reading:

• CLRS Sec 2.2

# 2 Recap

Last time we introduced the RAM Model of Computation, and convinced ourselves that it is unambiguous and mathematically simple, and started to convince ourselves of its expressivenesss. Today we complete our discussion of expressiveness and then turn to the desiderata of robustness and technological relevance.

# 3 Expressiveness: Simulating High-Level Programs

Theorem 3.1 (informal). <sup>1</sup>

- 1. Every Python program (and C program, Java program, OCaml program, etc.) can be simulated by a RAM Program.
- 2. Conversely, every RAM program can be simulated by a Python program (and C program, Java program, OCaml program, etc.).
- Proof Idea. 1. Compilers! Our computers are not built to directly run programs in high-level programming languages like Python. Rather, high-level programs are compiled into assembly language, which is then (fairly directly) translated into machine code that is run by the CPU.<sup>2</sup> In assembly language, what we are calling variables are referred to as registers, and these represent actual physical storage locations in the CPU.)

<sup>&</sup>lt;sup>1</sup>This is only an informal theorem because some of these high-level programming languages have fixed word or memory size bounds, whereas the RAM model has no such constraint. To make the theorem correct, one must work with a generalization of those languages that allows for a growing word or memory size, similarly to the Word-RAM Model we introduce below.

<sup>&</sup>lt;sup>2</sup>Python is an interpreted rather than compiled language. Python programs (or rather their bytecode) are actually executed by an interpreter that was originally written in C (or Java) but is compiled to assembly language in order to run.

2. This is studied in Problem Set 3. Intuitively, Python can store arbitrarily large arrays with arbitrarily large integers, and can emulate all of the given commands allowed in the RAM model. The only command that is not directly supported in Python is GOTO, but that can be simulated using a loop with if-then statements.

4 Robustness

We made somewhat arbitrary choices about what operations to include or not include in the RAM Model, mainly with an eye to the mathematical simplicity criterion. However, often a wider set of operations is allowed, both in theoretical variants of the RAM model and in real-life assembly language.

It turns out that the choice of operations does not affect what can be computed too much. Specifically, we establish robustness of our model by *simulation theorems* like the following:

**Theorem 4.1.** Define the mod-extended RAM model to be like the RAM model, but where we also allow a mod (%) operation. Then, for every mod-extended RAM program P, there is a standard RAM program P' such that for every input x, P' halts on x iff P halts on x, and if they halt, then P'(x) = P(x) and the runtime of P' on x is at most 3 times the runtime of P on x.

*Proof.* Suppose we have an operation in our extended RAM model of the form  $var_0 = var_1\%var_2$ . Instead, introduce a new temp variable temp, and replace this line of code with:

```
\mathtt{temp} = \mathtt{var}_1/\mathtt{var}_2
\mathtt{temp} = \mathtt{temp} * \mathtt{var}_2
\mathtt{var}_0 = \mathtt{var}_1 - \mathtt{temp}
```

The constant-factor blow up of 3 can be absorbed in  $O(\cdot)$  notation, so we have

$$T_{P'}(x) = O\left(T_P(x)\right),$$

as desired. Thus, the choice of whether or not to include the mod operation does not affect the asymptotic growth rate of the runtime.

# 5 Technological Relevance

Last time, we argued that any program we execute on our physical computers can be simulated on the RAM Model, since the RAM Model can simulate assembly language. However, this leaves open the possibility that the RAM Model is *too powerful* and makes problems seem easier to solve than is possible in practice.

Two issues come to mind:

- 1. Our CPUs only have a fixed number of registers (e.g. 16 registers in an Intel Core i7 processor), whereas the RAM programs allow an arbitrary constant number of registers.
- 2. The values stored in registers and in memory are not arbitrary natural numbers but are limited by the *word length* (e.g. 64 bits on a 64-bit machine).

We address Issue 1 via another simulation theorem:

**Theorem 5.1.** There is a fixed constant c such that every RAM Program can be simulated by one that uses at most c variables. (Our proof will have  $c \le 8$  but is not optimized.) That is, for every RAM Program P, there is a RAM Program P' that uses at most c variables such that P' halts on x iff P halts on x, and if they halt, then P'(x) = P(x) and

$$T_{P'}(x) = O(T_P(x) + |P(x)|),$$

where |P(x)| denotes the length of P's output on x, measured in memory locations.

To avoid getting bogged down in tedious details in this proof, here we will not describe the construction with all the formal details of RAM code, but given an *implemention-level description*, describing how the memory is laid out in the RAM program, how it uses its variables, and the general structure of the program. Implementation-level descriptions of algorithms are intermediate between *low-level descriptions* (where formal code in a precise model like RAM is given) and *high-level descriptions* (like mathematical pseudocode or prose). In most of CS120, we work with high-level descriptions, but one of the points of this portion of the course is to learn how these high-level descriptions translate into implementation-level and low-level ones that are actually executed on our computers. Keeping that in mind can help us ensure that we analyze runtime correctly even when working with a high-level description.

*Proof.* For starters, we modify P so that its output locations never overlap with its input locations. That is, whenever P halts, we have output\_ptr  $\geq$  input\_len. We can modify P to have this property by adding a loop at the end of the program that copies the output to locations input\_len, input\_len + 1, ..., input\_len + output\_len - 1 and sets output\_ptr = input\_len. This modification increases the runtime of P by at most  $O(\text{output\_len}) = O(|P(x)|)$ .

Now, suppose that P has v variables  $var_0, var_1, \dots, var_{v-1}$ , numbered so that  $var_0 = input_len$ . In the simulating program P', we will instead store the values of these variables in memory locations

$$M'[\mathtt{input\_len'}], M'[\mathtt{input\_len'} + 1], \dots, M'[\mathtt{input\_len'} + v - 1],$$

where we write input\_len' to denote the input-length variable of P' to avoid confusion with P's variable input\_len. For other memory locations, M[i] will be represented by M'[i] if  $i < input_len'$ , and M[i] will be represented by M'[i+v] if  $i \ge input_len'$ .

Now, to obtain the actual program P' from P, we make the following modifications.

1. Initialization: we add the following line at the beginning of P' to initialize P's variable input\_len correctly:

$$M'[\mathtt{input\_len'}] = \mathtt{input\_len'}$$

- 2. A line in P the form  $var_i = var_j$  op  $var_k$  can be simulated with O(1) lines of P' as follows:
  - (a) Calculate  $input\_len+j$ , by assigning another temporary variable  $temp_0$  the value j and then performing the operation  $temp_1 = input\_len + temp_0$ .
  - (b) Read  $temp_2 = M'[temp_1]$  to obtain the value of  $var_j$ .

- (c) Similarly (using three lines of code) obtain  $temp_3 = M'[input\_len + k]$  for the value of  $var_k$ ;
- (d) Calculate  $temp_4 = temp_2$  op  $temp_3$ .
- (e) Similarly to the above, calculate input\_len + i in temp<sub>1</sub> and write  $M'[temp_1] = temp_4$ .

The above takes O(1) lines of (non-looping) RAM code in P'.

- 3. A conditional IF  $var_i == 0$  GOTO k can be similarly replaced with O(1) lines of code ending in a line of the form IF  $temp_2 == 0$  GOTO k'. (Note that we will need to change the line numbers in the GOTO commands due to the various lines that we are inserting throughout.)
- 4. Lines where P reads and writes from M are slightly more tricky, because we need to shift pointers outside the input region by v to account for the locations where M' is storing the variables of P. Specifically, we can replace a line  $var_i = M[var_j]$  with a code block that does the following:
  - (a) Read the value of  $var_j$  from  $M'[input\_len + j]$  into a temporary variable  $temp_2$  using O(1) steps, like in the other operations above.
  - (b) If  $temp_2 \ge input\_len$ , then add v to  $temp_2$ . (This is the pointer shifting due to P' using v memory locations for the variables of P.)
  - (c) Obtain  $M[var_i]$  by reading  $temp_3 = M'[temp_2]$ .
  - (d) Store  $temp_3$  as  $var_i$  by writing to  $M'[input\_len + i]$  using O(1) steps like in the other operations above.

Again, one line of P has been replaced with O(1) lines of P'.

- 5. Writes to memory are handled similarly to reads.
- 6. Setting output: set the variables output\_len' and output\_ptr', by reading the memory locations corresponding to the variables  $var_i = output_len$  and  $var_j = output_ptr$ , and incrementing the output pointer by v as above. (This is where we use the assumption that the output of P is always in memory locations after the input.)

All in all, we have replaced each line of P by O(1) non-looping lines in P'. Thus we incur only a constant-factor slowdown in runtime (on top of the additive O(|P(x)|) slowdown we may have incurred in the initial modifications of P), and our new program only uses O(1) variables:  $temp_0$  through  $temp_4$ ,  $input_len$ , etc.—none of the variables  $var_i$  is a variable of our new program.

Addressing Issue 2 requires a new model, which we introduce in the next section.

#### 6 The Word-RAM Model

As noted above, an unrealistic feature of the RAM Model as we've defined it is it allows an algorithm to access and do arithmetic on arbitrarily large integers in one time step. In practice, the numbers stored in the registers of CPUs are of a modestly bounded word length w, e.g. w = 64 bits.

**Q:** How to represent and compute on larger numbers (e.g. multiplying two 1024-bit prime numbers when generating keys for the RSA public-key cryptosystem)?

A: Use "bignum" arithmetic, where we write our numbers as an array of digits in base  $2^w$  (similarly to what you did in PS1 for Radix Sort with a large base b). So an n-bit number is now expressed as an array of  $m = \lceil n/w \rceil$  words. Using the grade-school algorithm for multiplication, we can multiply two such numbers using  $O(m^2)$  word-operations. There are asymptotically faster methods for multiplying large integers, such as Karatsuba's algorithm (taught in CS124), which has runtime  $O(m^{\log_2 3})$  and ones based on the Fast Fourier Transform that have runtime  $O(m \log m)$ .

**Q:** What's the problem with restricting our RAM Model to only hold w-bit numbers for a fixed constant w (like w = 64) and defining all operations to operate on and produce w-bit numbers?

**A:** If we do this, then we need multiple words to store something as simple as pointers to memory locations. This gives up on the simplicity of RAM model, which is not desired.

**Definition 6.1.** The Word RAM Model is defined like the RAM Model except that it has a dynamic word length w and memory size S that are used as follows:

- Memory: array of length S, with entries in  $\{0, 1, \dots, 2^w 1\}$ . Reads and writes to memory locations larger than S have no effect.
- Operations: Addition and multiplication are redefined from RAM Model to return  $2^w 1$  if the result would be  $> 2^w$ .<sup>4</sup>
- Initial settings: When a computation is started on an input x, which is an array consisting of n natural numbers, the memory size is taken to be S=n, and word length is taken to be  $w=\lfloor\log\max\{S,x[0],\ldots,x[n-1]\}\rfloor+1$ . (This setting is to ensure that  $S,x[0],\ldots,x[n-1]$  are all strictly smaller than  $2^w$  and hence fit in one word.)
- Increasing S and w: If the algorithm needs to increase its memory size beyond S, it can issue a MALLOC command, which increments S by 1, sets M[S-1] = 0, and if  $S = 2^w$ , it also increments w by 1.

The current values of the word length and memory size are also made available to the algorithm in read-only variables word\_len and mem\_size.

In many algorithms texts, you'll see the word size constrained to be  $O(\log n)$ , where n is the length of the input. This is because most of the algorithms being studied run in time  $\operatorname{poly}(n)$ . Thus they can access at most  $S = \operatorname{poly}(n)$  memory locations, and so a word size of  $\log S = O(\log n)$  is sufficient to access all memory. However, in CS120, we will sometimes study algorithms that run

<sup>&</sup>lt;sup>3</sup>Achieving this runtime is a development from just 2019, resolving a 40-year old conjecture! https://www.jstor.org/stable/10.4007/annals.2021.193.2.4

<sup>&</sup>lt;sup>4</sup>A more standard choice is for the result to be returned mod  $2^w$ , but we instead clamp results to the interval  $[0, 2^w - 1]$  (known as *saturation arithmetic*) for consistency with how we defined subtraction in the RAM Model. If all arithmetic is done modulo  $2^w$ , then the Conditional GOTO should also be modified to allow the condition to be an inequality, since we can no longer use the subtraction to simulate inequality tests.

in exponential time or don't even halt, and thus may also use much more than poly(n) memory locations.

A mental model for the dynamically increasing word size: suppose you are running a really long program on your computer, and its memory usage starts to approach the maximum supported by the word size (e.g.  $2^{64}$ ); then you can pause the computation, go out buy a new piece of hardware (e.g. a 128-bit machine), transfer your code over, and continue the computation.

Aside from this RAM Model unit in CS120, you usually won't need to worry too much about the distinction between the RAM Model and the Word RAM Model, since the numbers involved and memory usage of our algorithms will typically be polynomial in  $\max\{n, x[0], \ldots, x[n-1]\}$ , so can all be managed with only a constant-factor increase in word length from its initial setting in Definition 6.1. But it's worth keeping in the back of your mind: if it looks like your algorithm might construct numbers that are much larger than those in the input, then we need to pay closer attention and not treat arithmetic operations as constant time.

Different algorithms researchers allow different sets of basic operations in the Word-RAM Model, just like different CPUs have different instruction sets. Some of these make only a constant-factor difference in running time (like the % example we discussed earlier), but some may make a difference that depends polynomially on the word length w. For example, it is not obvious how to implement the bitwise XOR of two w-bit words using a constant number of operations in the Word-RAM model we defined, but it can be done using O(w) operations, which usually translates to a logarithmic factor in runtime.<sup>5</sup> It turns out that allowing bitwise operations, it is possible to sort integers in time  $O(n \cdot \log \log n)$ , with no dependence on the key universe [U], beating both MergeSort and RadixSort for large universe sizes (specifically, when  $\log U = \omega(\log n \cdot \log \log n)$ ).

Overall, the Word-RAM Model has been the dominant model for analysis of algorithms for over 50 years, and thus has stood the test of time even as computing technology has evolved dramatically. It still provides a fairly accurate way of measuring how the efficiency of algorithms scales. That said, it is worth noting a few of the ways in which one can observe real-world performance that deviates from the Word-RAM model's predictions:

- 1. Not all operations take the same amount of time. As discussed above, these differences typically lead to constant or logarithmic factors in runtime, which may be noticeable in practice.
- 2. The memory hierarchy. In real-life computers, not all memory accesses are equivalent. Reading from registers vs. cache vs. main memory vs. disk all take significantly different amounts of time. It is possible to define computational models that account for the memory hierarchy, but they are beyond the scope of this course.
- 3. Parallelism. The RAM model captures only a single CPU operating sequentially, and doesn't model the performance we can gain from parallel computers (e.g. multi-core machines) or distributed computation. There are models for parallel and distributed algorithms, but also beyond the scope of this course.

Ignoring some of these aspects of computing technology is the price we pay for having a mathematically clean general-purpose theory of algorithms that lasts through changes in technology.

<sup>&</sup>lt;sup>5</sup>Assuming that none of the input numbers are larger than n, we have  $w = \lfloor \log S \rfloor + 1 = \lfloor \log_2(n+T) \rfloor + 1$  throughout the computation, where T is the amount of time taken. Initially, we have S = n and there can be at most T MALLOC operations, so throughout we have  $S \leq n + T$ .

## 7 Word-RAM vs. RAM

Although the Word-RAM Model and the RAM Model each have their advantages (the Word-RAM is more realistic, while RAM is simpler), we can simulate each one by the other.

**Theorem 7.1.** 1. For every RAM program P, there is a Word-RAM Program P' such that P' halts on x iff P halts on x, and if they halt, then<sup>6</sup> P'(x) = P(x) and

$$T_{P'}(x) = O\left(\left(T_P(x) + n + S\right) \cdot \left(\frac{\log M}{w_0}\right)^{O(1)}\right),\,$$

where n is the length of the input x, S is the largest memory location accessed by P on input x, M is the largest number computed by P on input x, and  $w_0 = \lfloor \log \max\{n, x[0], \dots, x[n-1]\} \rfloor + 1$ .

2. For every Word-RAM program P, there is a RAM program P' such that P' halts on x iff P halts on x, and if they halt, then P'(x) = P(x) and

$$T_{P'}(x) = O(T_P(x) + n + w_0),$$

where n is the length of x and  $w_0$  is the initial word size of P on input x.

Proof Sketch. 1. Our Word-RAM program will simulate the execution of the RAM program, one line at a time. We need to find a way to simulate anything the RAM program does that's not directly part of the Word-RAM model. Our Word-RAM simulation will then replace each number stored by P using a bignum representation (stored as a linked list of digits in memory) using the word size at the time that the number was stored. It will also periodically use MALLOC commands to ensure that the memory remains large enough for P's memory (which will have an additive cost of O(S) in runtime) and for the bignum representations of numbers (which will incur a multiplicative blow-up of  $O(\log M)/w_0$  since this upper bounds the number of digits to represent numbers from [M] in base  $2^w$  for  $w \ge w_0$ .) Operations will be simulated using bignum arithmetic, which incurs a multiplicative runtime blowup of  $O((\log M)/w_0)^2$  if we use the grade-school algorithms for multiplication and division.

2. Problem Set 3.

<sup>6</sup>Actually, if the result P(x) does not fit into a single word, then P' will output a bignum representation of P(x).

<sup>&</sup>lt;sup>7</sup>Any RAM Program can be modified so that  $S = O(n + T_P(x))$  by using a Dictionary data structure, where the keys represent memory locations and the values represent numbers to be stored in those locations. The total number of elements to be stored in the data structure is bounded by n (the initial number of elements to be stored) and plus the number of writes that P performs, which is at most  $T_P(x)$ . Depending on whether the Dictionary data structure is implemented using Balanced BSTs or Hash Tables, this transformation may incur a logarithmic-factor blow-up in runtime or yield a Las Vegas randomized algorithm.