

## OSCI TLM-2.0

The Transaction Level Modeling standard of the Open SystemC Initiative (OSCI)



## OSCITLM-2.0

**Software version: TLM-2.0.1** 

Document version: ja7

This presentation authored by: John Aynsley, Doulos

### OSCI TLM-2.0

# CONTENTS

- Introduction
- Transport Interfaces
- DMI and Debug Interfaces
- Sockets
- The Generic Payload
- The Base Protocol
- Analysis Ports




### OSCI TLM-2.0

# INTRODUCTION


- Transaction Level Modeling 101
- OSCI TLM-1 and TLM-2
- Coding Styles
- Structure of the TLM-2.0.1 Kit



## **Transaction Level Modeling 101**



Simulate every event



100-10,000 X faster simulation



## **Reasons for Using TLM**

Firmware / software

TLM
Ready before RTL

RTL

Test bench

Accelerates product release schedule

Software development



Architectural modeling



Hardware verification

TLM = golden model



## **Typical Use Cases for TLM**


- Represents key architectural components of hardware platform
- Architectural exploration, performance modeling
- Software execution on virtual model of hardware platform
- Golden model for hardware functional verification
- Available before RTL
- Simulates much faster than RTL

Early!

Fast!



# **OSCI TLM Development**





## TLM-1.0 $\rightarrow$ TLM-2.0

- TLM-2.0 is the new standard for interoperability between memory mapped bus models
  - Incompatible with TLM-2.0-draft1 and TLM-2.0-draft2

- TLM-1.0 is not deprecated (put, get, nb\_put, nb\_get, transport)
- TLM-1.0 is included within TLM-2.0
  - Migration path from TLM-1.0 to TLM-2.0 (see examples)



## **TLM-2 Requirements**

- Transaction-level memory-mapped bus modeling
- Register accurate, functionally complete
- Fast enough to boot software O/S in seconds

**Speed** 

- Loosely-timed and approximately-timed modeling
- Interoperable API for memory-mapped bus modeling
- Generic payload and extension mechanism
- Avoid adapters where possible


Interoperability

See TLM\_2\_0\_requirements.pdf



# **Use Cases, Coding Styles and Mechanisms**

#### Use cases





# **Coding Styles**

## Loosely-timed


- Only sufficient timing detail to boot O/S and run multi-core systems
- Processes can run ahead of simulation time (temporal decoupling)
- Each transaction has 2 timing points: begin and end
- Uses direct memory interface (DMI)

## Approximately-timed

- aka cycle-approximate or cycle-count-accurate
- Sufficient for architectural exploration
- Processes run in lock-step with simulation time
- Each transaction has 4 timing points (extensible)
- Guidelines only not definitive




## **Loosely-timed**



Each process runs ahead up to quantum boundary sc\_time\_stamp() advances in multiples of the quantum Deterministic communication requires explicit synchronization




# **Approximately-timed**



Each process is synchronized with SystemC scheduler Delays can be accurate or approximate




### The TLM 2.0 Classes






## **Interoperability Layer**



#### 2. Generic payload

Command
Address
Data
Byte enables
Response status
Extensions

#### 3. Base protocol



Maximal interoperability for memory-mapped bus models



### **Utilities**

- tlm\_utils
  - Convenience sockets
  - Payload event queues
  - Quantum keeper
  - Instance-specific extensions

- Productivity
- Shortened learning curve
- Consistent coding style

TLM-2.0

Not part of the interoperability layer – write your own?



## **Directory Structure**

```
include/tlm
    tlm_h
                                       TLM-2 interoperability classes
         tlm_2_interfaces
                                       TLM-2 core interfaces
         tlm generic payload
                                       TLM-2 generic payload
         tlm sockets
                                       TLM-2 initiator and target sockets
         tlm quantum
                                       TLM-2 global quantum
    tlm 1
         tlm req rsp
                                       TLM-1.0 legacy
         tlm analysis
                                       Analysis interface, port, fifo
    tlm utils
                                       TLM-2 utilities
docs
    doxygen
examples
```



unit test


#### OSCI TLM-2.0

# TRANSPORT INTERFACES

- Initiators and Targets
- Blocking Transport Interface
- Timing Annotation and the Quantum Keeper
- Non-blocking Transport Interface
- Timing Annotation and the Payload Event Queue




# **Initiators and Targets**



References to a single transaction object are passed along the forward and backward paths




## **TLM-2 Connectivity**



Transaction memory management needed



# **Convergent Paths**





# **Blocking versus Non-blocking Transport**

- Blocking transport interface
  - Includes timing annotation
  - Typically used with loosely-timed coding style
  - Forward path only
- Non-blocking transport interface
  - Includes timing annotation and transaction phases
  - Typically used with approximately-timed coding style
  - Called on forward and backward paths
- Share the same transaction type for interoperability
- Unified interface and sockets can be mixed



# **TLM-2 Core Interfaces - Transport**

```
tlm_blocking_transport_if
```

```
void b_transport( TRANS& , sc_time& ) ;
```

tlm\_fw\_nonblocking\_transport\_if

```
tlm_sync_enum nb_transport_fw( TRANS& , PHASE& , sc_time& );
```

tlm\_bw\_nonblocking\_transport\_if

```
tlm_sync_enum nb_transport_bw( TRANS& , PHASE& , sc_time& );
```



## **TLM-2 Core Interfaces - DMI and Debug**

```
tlm_fw_direct_mem_if
 bool get_direct_mem_ptr( TRANS& trans , tlm_dmi& dmi_data ) ;
tlm bw direct mem if
 sc_dt::uint64 end_range);
tlm_transport_dbg_if
  unsigned int transport_dbg( TRANS& trans );
```


May all use the generic payload transaction type



## **Blocking Transport**



## **Blocking Transport**



*Initiator is blocked until return from b\_transport* 



# **Timing Annotation**

```
virtual void b_transport (TRANS& trans , sc_core::sc_time& delay )
{
   // Behave as if transaction received at sc_time_stamp() + delay
   ...
   delay = delay + latency;
}
```

```
b_transport( transaction, delay );


// Behave as if transaction received at sc_time_stamp() + delay
```

## Recipient may


- Execute transactions immediately, out-of-order Loosely-timed
- Schedule transactions to execution at proper time Approx-timed
- Pass on the transaction with timing annotation



## **Temporal Decoupling**




## **The Time Quantum**





# The Quantum Keeper (tlm\_quantumkeeper)

• Quantum is user-configurable



Processes can check local time against quantum



## **Quantum Keeper Example**

```
struct Initiator: sc_module
   tlm utils::simple initiator socket<Initiator> init socket;
   tlm_utils::tlm_quantumkeeper m_qk;
                                                                 The quantum keeper
   SC_CTOR(Initiator) : init_socket("init_socket") {
      m qk.set_global_quantum( sc time(1, SC US) );
                                                                Replace the global quantum
     m_qk.reset();
                                                                Recalculate the local quantum
   void thread() { ...
     for (int i = 0; i < RUN LENGTH; i += 4) {
         delay = m qk.get local time();
         init socket->b transport( trans, delay );
                                                                 Time consumed by transport
         m_qk.set( delay );
                                                                Further time consumed by initiator
         m_qk.inc( sc_time(100, SC_NS) );
         if ( m qk.need_sync() )
                                                                 Check local time against quantum
            m_qk.sync();
                                                                and sync if necessary
```

# **Non-blocking Transport**

Trans, phase and time arguments set by caller and modified by callee



## tlm\_sync\_enum

### TLM\_ACCEPTED

- Transaction, phase and timing arguments unmodified (ignored) on return
- Target may respond later (depending on protocol)

### TLM\_UPDATED

- Transaction, phase and timing arguments updated (used) on return
- Target has advanced the protocol state machine to the next state

### TLM\_COMPLETED

- Transaction, phase and timing arguments updated (used) on return
- Target has advanced the protocol state machine straight to the final phase



# **Notation for Message Sequence Charts**

Simulation time = 5us


Local time

+10ns

+20ns

= sc\_time\_stamp()

For temporal decoupling, local time is added to simulation time (explained on slides)





## **Using the Backward Path**

**Target** Initiator **Phase** Simulation time = 100ns Call -, BEGIN REQ, Ons **BEGIN\_REQ** Return TLM\_ACCEPTED, -, -Simulation time = 110ns -, END\_REQ, 0ns Call **END\_REQ** Return TLM ACCEPTED, -, -Simulation time = 120ns -, BEGIN\_RESP, 0ns Call **BEGIN RESP** Return TLM\_ACCEPTED, -, -Simulation time = 130ns -, END\_RESP, 0ns Call END\_RESP Return TLM\_COMPLETED, -, -

Transaction accepted now, caller asked to wait



# **Using the Return Path**


**Target** Initiator **Phase** Simulation time = 100ns -, BEGIN\_REQ, 0ns Call Return **BEGIN\_REQ** TLM\_UPDATED, END\_REQ, 10ns Simulation time = 110ns END\_REQ Simulation time = 150ns -, BEGIN\_RESP, 0ns Call Return **BEGIN\_RESP** TLM\_COMPLETED, END\_RESP, 5ns Simulation time = 155ns END\_RESP

Callee annotates delay to next transition, caller waits



# **Early Completion**


Phase Initiator Target



Callee annotates delay to next transition, caller waits



# **Timing Annotation**





### **Payload Event Queue**

```
template <class PAYLOAD>
class peq_with_get : public sc_core::sc_object
{
  public:
    peq_with_get( const char* name );

  void notify( PAYLOAD& trans, sc_core::sc_time& t );
  void notify( PAYLOAD& trans );

  transaction_type* get_next_transaction();
  sc_core::sc_event& get_event();
}
```

```
while (true) {
  wait( m_peq.get_event() );
  while ( (trans = m_peq.get_next_transaction()) != 0) {
   ...
```



#### OSCI TLM-2.0

# **DMI AND DEBUG INTERFACES**

- Direct Memory Interface
- Debug Transport Interface



# **DMI and Debug Transport**

#### Direct Memory Interface

- Gives an initiator a direct pointer to memory in a target, e.g an ISS
- By-passes the sockets and transport calls
- Read or write access by default
- Extensions may permit other kinds of access, e.g. security mode

Copyright © 2007-2009 by Open SystemC Initiative. All rights reserved.


Target responsible for invalidating pointer

#### Debug Transport Interface

- Gives an initiator debug access to memory in a target
- Delay-free
- Side-effect-free
- May share transactions with transport interface



### **Direct Memory Interface**



invalidate\_direct\_mem\_ptr( start\_range, end\_range );

Transport, DMI and debug may all use the generic payload Interconnect may modify address and invalidated range



#### **DMI Transaction and DMI Data**

#### **DMI Transaction**

Requests read or write access For a given address Permits extensions

#### class tlm\_dmi

unsigned char\* dmi\_ptr
uint64 dmi\_start\_address
uint64 dmi\_end\_address
dmi\_type\_e dmi\_type;
sc\_time read\_latency
sc\_time write\_latency

Direct memory pointer

Region granted for given access type

Read, write or read/write

Latencies to be observed by initiator



#### **DMI Rules 1**

- Initiator requests DMI from target at a given address
- DMI granted for a particular access type and a particular region
  - Target can only grant a single contiguous memory region containing given address
  - Target may grant an expanded memory region
  - Target may promote READ or WRITE request to READ\_WRITE

- Initiator may assume DMI pointer is valid until invalidated by target
- Initiator may keep a table of DMI pointers



#### **DMI Rules 2**


- DMI request and invalidation use same routing as regular transactions
- The invalidated address range may get expanded by the interconnect

- Target may grant DMI to multiple initiators (given multiple requests)
  - and a single invalidate may knock out multiple pointers in multiple initiators

- Use the Generic Payload DMI hint (described later)
- Only makes sense with loosely-timed models



### **Debug Transport Interface**





Uses forward path only

Interconnect may modify address, target reads or writes data

TLM-2.0




#### OSCI TLM-2.0

# SOCKETS

- Initiator and target sockets
- Simple sockets
- Tagged sockets
- Multi-port sockets



# **Initiator and Target Sockets**



Sockets provide fw and bw paths and group interfaces



#### **Benefit of Sockets**

- Group the transport, DMI and debug transport interfaces
- Bind forward and backward paths with a single call
- Strong connection checking
- Have a bus width parameter

Using core interfaces without sockets is not recommended



# **Sockets and Transaction Types**

- All interfaces templated on transaction type
- Use the generic payload and base protocol for interoperability
  - Use with transport, DMI and debug transport
  - Supports extensions
  - Even supports extended commands and phases
  - Ignorable extensions allow interoperability
  - Mechanism to disallow socket binding for non-ignorable extensions
  - Described later



#### **Standard Socket Classes**

- Part of the interoperability layer
- Initiator socket must be bound to an object that implements entire backward interface
- Target socket must be bound to an object that implements entire forward interface
- Can mix blocking and non-blocking calls target must support both together
- Allow hierarchical binding



# **Socket Binding Example 1**

```
Combined interface required by socket
struct Initiator: sc module, tlm::tlm bw transport if<>
  tlm::tlm initiator socket<> init socket;
                                                               Protocol type defaults to base protocol
  SC CTOR(Initiator): init socket("init socket") {
     SC THREAD(thread);
     init socket.bind( *this );
                                                               Initiator socket bound to initiator itself
  void thread() { ...
     init socket->b transport( trans, delay );
     init_socket->nb_transport_fw( trans, phase, delay );
                                                               Calls on forward path
     init socket->get_direct_mem_ptr( trans, dmi_data );
     init socket->transport dbg( trans );
  virtual tlm::tlm_sync_enum nb_transport_bw( ... ) { ... }
                                                               Methods for backward path
  virtual void invalidate direct mem ptr( ... ) { ... }
};
```



# **Socket Binding Example 2**

```
Combined interface required by socket
struct Target: sc_module, tlm::tlm_fw_transport_if<>
  tlm::tlm_target_socket<> targ socket;
                                                               Protocol type default to base protocol
  SC CTOR(Target): targ socket("targ socket") {
     targ socket.bind( *this );
                                                               Target socket bound to target itself
  virual void b transport( ... ) { ... }
  virtual tlm::tlm_sync_enum nb_transport_fw( ... ) { ... }
  virtual bool get_direct_mem_ptr( ... ) { ... }
                                                               Methods for forward path
  virtual unsigned int transport dbg( ... ) { ... }
};
SC MODULE(Top) {
  Initiator *init:
  Target *targ;
  SC_CTOR(Top) {
     init = new Initiator("init");
     targ = new Target("targ");
     init->init socket.bind( targ->targ socket );
                                                               Bind initiator socket to target socket
```

#### **Convenience Sockets**


- The "simple" sockets
  - simple\_initiator\_socket and simple\_target\_socket
    - In namespace tlm\_utils
    - Derived from tlm\_initiator\_socket and tlm\_target\_socket
  - "simple" because they are simple to use
    - Do not bind sockets to objects (implementations)
    - Instead, register methods with each socket
    - Do not allow hierarchical binding
  - Not obliged to register both b\_transport and nb\_transport
    - Automatic conversion (assumes base protocol)
      - Variant with no conversion passthrough\_target\_socket



### Simple Socket Example

```
struct Interconnect: sc module
 tlm_utils::simple_target_socket<Interconnect> targ_socket;
 tlm utils::simple initiator socket<Interconnect> init socket;
 SC CTOR(Interconnect): targ socket("targ socket"), init socket("init socket")
  targ_socket.register_nb_transport_fw(
                                            this, &Interconnect::nb transport fw);
  targ socket.register b transport(
                                            this, &Interconnect::b transport);
  targ socket.register get direct mem ptr(this, &Interconnect::get direct mem ptr);
                                             this, &Interconnect::transport dbg);
  targ_socket.register_transport_dbg(
  init socket.register nb transport bw(
                                            this, &Interconnect::nb transport bw);
  init_socket.register_invalidate_direct_mem_ptr(
                                            this, &Interconnect::invalidate direct mem ptr);
 virtual void b transport( ... );
 virtual tlm::tlm_sync_enum nb_transport_fw( ... );
 virtual bool get direct mem ptr( ... );
 virtual unsigned int transport dbg( ... );
 virtual tlm::tlm_sync_enum nb_transport_bw( ... );
 virtual void invalidate direct mem ptr(...);
};
```

# **Tagged Simple Sockets**



Distinguish origin of incoming transactions using socket id




### **Tagged Simple Socket Example**

```
#include "tlm utils/simple initiator socket.h"
#include "tlm utils/simple target socket.h"
template<unsigned int N INITIATORS, unsigned int N TARGETS>
struct Bus: sc module
 tlm utils::simple target socket tagged<Bus>*
                                                   targ socket [N INITIATORS];
 tlm utils::simple initiator socket tagged<Bus>* init socket [N TARGETS];
 SC CTOR(Bus) {
  for (unsigned int id = 0; i < N INITIATORS; i++) {
   targ_socket[id] = new tlm_utils::simple_target_socket_tagged<Bus>(txt);
   targ_socket[id]->register_b_transport this, &Bus::b_transport, id );
 virtual void b transport( int id, tlm::tlm generic payload& trans, sc time& delay );
};
```



# **Many-to-many Binding**



Multi-ports – can bind many-to-many, but incoming calls are anonymous



# **Multi-port Convenience Sockets**

- multi\_passthrough\_initiator\_socket
- multi\_passthrough\_target\_socket

- Many-to-many socket bindings
- Method calls tagged with multi-port index value



# **Socket Summary**

class	Register callbacks?	Multi- ports?	b <-> nb conversion?	Tagged?
tlm_initiator_socket	no	yes	-	no
tlm_target_socket	no	yes	no	no
simple_initiator_socket	yes	no	-	no
simple_initiator_socket_tagged	yes	no	-	yes
simple_target_socket	yes	no	yes	no
simple_target_socket_tagged	yes	no	yes	yes
passthrough_target_socket	yes	no	no	no
passthrough_target_socket_tagged	yes	no	no	yes
multi_passthrough_initiator_socket	yes	yes	-	yes
multi_passthrough_target_socket	yes	yes	no	yes



#### OSCI TLM-2.0

# THE GENERIC PAYLOAD

- Attributes
- Memory management
- Response status
- Endianness
- Extensions



# **The Generic Payload**

- Typical attributes of memory-mapped busses
  - command, address, data, byte enables, single word transfers, burst transfers, streaming, response status
- Off-the-shelf general purpose payload
  - for abstract bus modeling
  - ignorable extensions allow full interoperability
- Used to model specific bus protocols
  - mandatory static extensions
  - compile-time type checking to avoid incompatibility
  - low implementation cost when bridging protocols

Specific protocols can use the same generic payload machinery



# **Generic Payload Attributes**

Attribute	Туре	Modifiable?	
Command	tlm_command	No	
Address	uint64	Interconnect only	
Data pointer	unsigned char*	No (array – yes)	Array owned by
Data length	unsigned int	No	initiator
Byte enable pointer	unsigned char*	No (array – yes)	Array owned by
Byte enable length	unsigned int	No	initiator
Streaming width	unsigned int	No	
DMI hint	bool	Yes	Try DMI!
Response status	tlm_response_status	Target only	
Extensions	(tlm_extension_base*)[]	Yes	Consider memory management



### class tlm\_generic\_payload

```
class tlm generic payload {
                                                        Not a template
public:
  // Constructors, memory management
  tlm generic payload ();
  tlm_generic_payload(tlm_mm_interface& mm);
                                                        Construct & set mm
  virtual ~tlm_generic_payload ();
                                                        Frees all extensions
  void reset();
                                                        Frees mm'd extensions
  void set_mm(tlm_mm_interface* mm);
                                                        mm is optional
  bool has_mm();
  void acquire();
                                                        Incr reference count
  void release();
                                                        Decr reference count. 0 => free trans
  int get ref count();
  void deep_copy_into(tlm_generic_payload& other) const;
};
```

# **Memory Management Rules**

- b\_transport memory managed by initiator, or reference counting (set\_mm)
- nb\_transport reference counting only
  - Reference counting requires heap allocation
  - Transaction automatically freed when reference count == 0
  - free() can be overridden in memory manager for transactions
  - free() can be overridden for extensions

- When b\_transport calls nb\_transport, must add reference counting
  - Can only return when reference count == 0
- b\_transport can check for reference counting, or assume it could be present



### Command, Address and Data

```
enum tlm command {
  TLM READ COMMAND,
                                                             Copy from target to data array
  TLM WRITE COMMAND,
                                                             Copy from data array to target
  TLM IGNORE COMMAND
                                                             Neither, but may use extensions
};
tlm command
                  get command() const;
                  set command( const tlm command command );
void
sc dt::uint64
                  get address() const;
void
                  set address( const sc_dt::uint64 address );
                                                             Data array owned by initiator
unsigned char*
                  get data ptr() const;
void
                  set data ptr( unsigned char* data );
unsigned int
                  get data length() const;
                                                             Number of bytes in data array
                  set data length( const unsigned int length );
void
```



# **Response Status**

enum tlm_response_status	Meaning
TLM_OK_RESPONSE	Successful
TLM_INCOMPLETE_RESPONSE	Transaction not delivered to target. (Default)
TLM_ADDRESS_ERROR_RESPONSE	Unable to act on address
TLM_COMMAND_ERROR_RESPONSE	Unable to execute command
TLM_BURST_ERROR_RESPONSE	Unable to act on data length or streaming width
TLM_BYTE_ENABLE_ERROR_RESPONSE	Unable to act on byte enable
TLM_GENERIC_ERROR_RESPONSE	Any other error



# **The Standard Error Response**

### A target shall either

- Execute the command and set TLM\_OK\_RESPONSE
- Set the response status attribute to an error response
- Call the SystemC report handler and set TLM\_OK\_RESPONSE

### Many corner cases

- e.g. a target that ignores the data when executing a write OK
- e.g. a simulation monitor that logs out-of-range addresses OK
- e.g. a target that cannot support byte enables ERROR



# **Generic Payload Example 1**

```
void thread_process() { // The initiator
  tlm::tlm_generic_payload trans;
                                                          Would usually pool transactions
  sc time delay = SC ZERO TIME;
  trans.set_command( tlm::TLM WRITE COMMAND );
  trans.set data length(4);
  trans.set byte enable ptr(0);
  trans.set streaming width(4);
  for (int i = 0; i < RUN LENGTH; i += 4) {
     int word = i;
     trans.set address(i);
     trans.set_data_ptr( (unsigned char*)( &word ) );
     trans.set response status(tlm::TLM INCOMPLETE RESPONSE);
     init_socket->b_transport( trans, delay );
     if (trans.get_response_status() <= 0)
        SC REPORT ERROR("TLM2", trans.get response string().c str());
```


# **Generic Payload Example 2**

```
virtual void b_transport( // The target
  tlm::tlm generic payload& trans, sc core::sc time& t) {
                            = trans.get_command();
  tlm::tlm command
                      cmd
  sc dt::uint64
                      adr
                            = trans.get_address();
  unsigned char*
                      ptr
                            = trans.get data ptr();
  unsigned int
                            = trans.get data length();
                      len
  unsigned char*
                            = trans.get_byte_enable_ptr();
                      byt
  unsigned int
                            = trans.get streaming width();
                      wid
                                                              Check for storage overflow
  if (adr+len > m length) {
     trans.set_response_status( tlm::TLM_ADDRESS_ERROR_RESPONSE );
     return:
  if (byt) {
                                                              Unable to support byte enable
     trans.set response status(tlm::TLM BYTE ENABLE ERROR RESPONSE);
     return;
  if (wid != 0 && wid < len) {
                                                              Unable to support streaming
     trans.set_response_status( tlm::TLM BURST ERROR RESPONSE );
     return:
```

# **Generic Payload Example 3**



# Byte Enables and Streaming



1-enable-per-byte
Byte enables applied repeatedly
Data interpreted using BUSWIDTH
Streaming width > 0 => wrap address

#define TLM\_BYTE\_DISABLED 0x0 #define TLM\_BYTE\_ENABLED 0xff



# Byte Enable Example 1

```
// The initiator
void thread_process() {
  tlm::tlm generic payload trans;
   sc time delay;
                                                            Uses host-endianness MSB..LSB
  static word t byte enable mask = 0x0000fffful;
  trans.set byte enable ptr(
     reinterpret_cast<unsigned char*>( &byte_enable_mask ) );
  trans.set_byte_enable_length(4);
   trans.set_command( tlm::TLM_WRITE_COMMAND );
   trans.set data length(4);
  for (int i = 0; i < RUN LENGTH; i += 4) {
     trans.set address(i);
      trans.set data ptr( (unsigned char*)(&word) );
     init socket->b_transport(trans, delay);
```



# **Byte Enable Example 2**

```
virtual void b transport(tlm::tlm generic payload& trans, sc core::sc time& t) // The target
   unsigned char*
                       byt = trans.get_byte_enable_ptr();
   unsigned int
                             = trans.get byte enable length();
                       bel
   if (cmd == tlm::TLM WRITE COMMAND) {
     if (byt) {
        for (unsigned int i = 0; i < len; i++)
           if ( byt[ i % bel ] == TLM BYTE ENABLED)
                                                           Byte enable applied repeatedly
              m storage[adr+i] = ptr[i];
                                                           byt[i] corresponds to ptr[i]
     } else
        memcpy(&m_storage[adr], ptr, len);
                                                           No byte enables
   } else if (cmd == tlm::TLM_READ_COMMAND) {
     if (byt) {
        trans.set_response_status( tlm::TLM_BYTE_ENABLE_ERROR_RESPONSE );
        return tlm::TLM COMPLETED;
                                                            Target does not support read with
     } else
                                                           byte enables
        memcpy(ptr, &m storage[adr], len);
```




### **Endianness**

- Designed to maximize simulation speed
- Words in data array are host-endian
- Effective word length W = (BUSWIDTH + 7) / 8
- Initiators and targets connected LSB-to-LSB, MSB-to-MSB
- Most efficient when everything is modeled host-endian
- Width-conversions with same endianness as host are free

Common transfers can use memcpy, width conversions don't modify transaction




#### Little-endian host





### **Big-endian host**





### **Part-word Transfers**


Little-endian host

W = 4

length = 6

address = A

data =



Big-endian host

W = 4

length = 6

address = A

data =

byte enable =

0xff

0xff

0xff


0xff

0xff

0xff

0

0





# **Generic Payload Extension Methods**

- Generic payload has an array-of-pointers to extensions
- One pointer per extension type
- Every transaction can potentially carry every extension type
- Flexible mechanism

```
template <typename T> T* set_extension ( T* ext ); Sticky extn

template <typename T> T* set_auto_extension ( T* ext ); Freed by ref counting

template <typename T> T* get_extension() const;

template <typename T> void clear_extension (); Clears pointer, not extn object


template <typename T> void release_extension (); mm => convert to auto no mm => free extn object
```



### **Extension Example**

```
struct my extension: tlm_extension<my extension>
                                                                        User-defined extension
  my extension(): id(0) {}
  tlm extension base* clone() const { ... }
                                                                        Pure virtual methods
  virtual void copy from(tlm extension base const &ext) { ... }
  int id:
};
tlm generic payload* trans = new tlm_generic_payload( mem_mgr );
                                                                        Heap allocation
trans->acquire();
                                                                        Reference counting
my_extension* ext = new my extension;
ext->id = 1:
trans.set_extension( ext );
socket->nb_transport_fw( *trans, phase, delay );
trans.release_extension<my extension>();
                                                                        Freed when ref count = 0
trans->release();
                                                                       Trans and extn freed
```

#### **Extension Rules**



- Extensions should only be used downstream of the setter
- Whoever sets the extension should clear the extension
- If not reference counting, use set\_extension / clear\_extension
- If reference counting, use set\_auto\_extension
- For sticky extensions, use set\_extension
- Within b\_transport, either check or use set\_extension / release\_extension



### **Instance-Specific Extensions**

```
#include "tlm_utils/instance_specific_extensions.h"

struct my_extn: tlm_utils::instance_specific_extension<my_extn> {
   int num;
};
```

```
class Interconnect : sc module {
  tlm_utils::instance_specific_extension_accessor accessor;
  virtual tlm::tlm sync enum nb transport fw( ... )
    my extn* extn;
    accessor(trans).get_extension(extn);
    if (extn) {
       cout << extn->num << endl;
       accessor(trans).clear_extension(extn);
    } else {
       extn = new my extn;
       extn->num = count++;
       accessor(trans).set_extension(extn);
```

Gives unique extensions per module instance



#### OSCI TLM-2.0

# THE BASE PROTOCOL

- tlm\_phase
- Base protocol rules
- Base protocol phases
- Defining new protocol types



# **Base Protocol - Coding Styles**

### Loosely-timed is typically

- Blocking transport interface, forward and return path
- 2 timing points
- Temporal decoupling and the quantum keeper
- Direct memory interface

### Approximately-timed is typically

- Non-blocking transport interface, forward and backward paths
- 4 phases
- Payload event queues
- Loosely-timed and approximately-timed are only coding styles
- The base protocol defines rules for phases and call order



### Base Protocol and tlm\_phase

- The base protocol = tlm\_generic\_payload + tlm\_phase
- tlm\_phase has 4 phases, but can be extended to add new phases

```
enum tlm phase enum { UNINITIALIZED PHASE = 0,
             BEGIN REQ=1, END REQ, BEGIN RESP, END RESP };
class tlm_phase {
public:
  tlm phase();
  tlm phase(unsigned int id);
  tlm phase( const tlm phase enum& standard );
  tlm_phase& operator= ( const tlm_phase_enum& standard );
  operator unsigned int() const;
};
#define DECLARE EXTENDED PHASE(name arg) \
class tlm phase_##name_arg : public tlm::tlm_phase { \
```

#### **Base Protocol Rules 1**

- Base protocol phases
  - BEGIN\_REQ → END\_REQ → BEGIN\_RESP → END\_RESP
  - Must occur in non-decreasing simulation time order
  - Only permitted one outstanding request or response per socket
  - Phase must change with each call (other than ignorable phases)
  - May complete early
- Generic payload memory management rules
- Extensions must be ignorable
- Target is obliged to handle mixed b\_transport / nb\_transport
- Write response must come from target

TLM-2.0



#### **Base Protocol Rules 2**


- Timing annotation on successive calls to nb\_transport
  - for a given transaction, must be non-decreasing
  - for different transactions, mutual order is unconstrained
- Timing annotation on successive calls to b\_transport
  - order is unconstrained (loosely-timed)
- b\_transport does not interact with phases

TLM-2.0

- b\_transport is re-entrant
- For a given transaction, b\_transport / nb\_transport must not overlap



### **Approximately-timed Timing Parameters**



BEGIN\_REQ must wait for previous END\_REQ, BEGIN\_RESP for END\_RESP



# **Pre-emption and Early Completion**

#### Permitted phase transition sequences

- BEGIN REQ
- BEGIN\_REQ ( $\rightarrow$  END\_REQ)  $\rightarrow$  BEGIN\_RESP
- BEGIN\_REQ → END\_REQ → BEGIN\_RESP
- BEGIN\_REQ (→ END\_REQ) → BEGIN\_RESP → END\_RESP
- BEGIN\_REQ → END\_REQ → BEGIN\_RESP → END\_RESP
- Initiator sends BEGIN REQ and END RESP
- Target sends END\_REQ and BEGIN\_RESP

Transaction completes early if nb transport returns TLM COMPLETED



# **Examples of Early Completion**

Phase Initiator Target

**BEGIN\_REQ** 

BEGIN\_REQ

BEGIN\_RESP







# **Transaction Types**

Only three recommended alternatives

TLM-2.0

Use the base protocol directly (with ignorable extensions)

Excellent interoperability

Define a new protocol type class with a typedef for tlm\_generic\_payload

Do whatever you like with extensions

Define a new transaction type unrelated to the generic payload

Sacrifice interoperability; you are on your own



# **Protocol Types Class**

```
struct tlm_base_protocol_types
  typedef tlm generic payload
                                               tlm payload type;
  typedef tlm phase
                                               tlm_phase_type;
};
template <typename TYPES = tlm base protocol types>
class tlm fw transport if
  : public virtual tlm fw nonblocking transport if<typename TYPES::tlm payload type,
                                               typename TYPES::tlm phase type>
                                               typename TYPES::tlm payload type>
  , public virtual tlm blocking transport if<
  , public virtual tlm_fw_direct_mem_if<
                                               typename TYPES::tlm_payload_type>
  , public virtual tlm_transport_dbg_if<
                                               typename TYPES::tlm payload type>
{};
template <typename TYPES = tlm base protocol types>
class tlm bw transport if
```



# **Defining a New Protocol Types Class**

```
tlm initiator socket<> socket1;
                                                             1. Use tlm base protocol types
                                                   2. Use new protocol based on generic payload
struct my protocol types
  typedef tlm generic payload tlm payload type;
  typedef tlm phase
                                tlm phase type;
};
tlm_initiator_socket< 32, my_protocol_types > socket2;
struct custom_protocol_types
                                                3. Use new protocol unrelated to generic payload
  typedef my payload
                                tlm payload type;
  typedef my phase
                                 tlm phase type;
};
tlm initiator socket< 32, custom_protocol_types > socket3;
```



# **Extended Protocol Example 1**

```
// User-defined extension class
struct Incr cmd extension: tlm::tlm_extension<Incr cmd extension>
  virtual tlm extension base* clone() const {
     Incr cmd extension* t = new Incr cmd extension;
     t->incr cmd = this->incr cmd;
     return t:
  virtual void copy_from( tlm_extension_base const & from ) {
     incr_cmd = static_cast<Incr_cmd_extension const &>(from).incr_cmd;
   Incr_cmd_extension() : incr_cmd(false) {}
   bool incr cmd;
};
struct incr_payload_types
  typedef tlm::tlm_generic_payload tlm_payload_type;
  typedef tlm::tlm phase
                                    tlm phase type;
};
```

User-defined protocol types class using the generic payload



### **Extended Protocol Example 2**

```
struct Initiator: sc_module
  tlm_utils::simple_initiator_socket< Initiator, 32, incr_payload_types > init_socket;
  void thread process()
     tlm::tlm generic payload trans;
     Incr cmd extension* incr cmd extension = new Incr cmd extension;
     trans.set extension(incr cmd extension);
     trans.set command(tlm::TLM WRITE COMMAND);
     init socket->b transport( trans, delay );
     trans.set command(tlm::TLM IGNORE COMMAND);
     incr cmd extension->incr cmd = true;
     init socket->b transport( trans, delay );
```



### **Extended Protocol Example 3**

```
// The target
Im utils::simple target socket< Memory, 32, incr payload types > targ socket;
virtual void b_transport(tlm::tlm_generic_payload& t rans, sc_core::sc_time& t)
  tlm::tlm command cmd = trans.get command();
   Incr cmd extension* incr cmd extension;
   trans.get_extension( incr_cmd_extension );
  if (incr cmd extension->incr cmd) {
                                                            Assume the extension exists
     if ( cmd != tlm::TLM_IGNORE_COMMAND ) {
        trans.set response status(tlm::TLM GENERIC ERROR RESPONSE);
        return:
                                                            Detect clash with read or write
     ++ m storage[adr];
```




#### OSCI TLM-2.0

# **ANALYSIS PORTS**

■ Analysis Interface and Ports



# **Analysis Ports**



```
struct Subscriber: sc_object, tlm::tlm_analysis_if<int>
{
    Subscriber(char* n) : sc_object(n) {}
    virtual void write(const int& t) { ... }
};
```

Analysis port may be bound to 0, 1 or more subscribers



# **Analysis Interface**

```
template <typename T>
class tlm_write_if: public virtual sc core::sc interface {
public:
  virtual void write(const T& t) = 0;
                                                                          "Non-negotiated"
};
template < typename T >
class tlm analysis if : public virtual tlm write if<T> {};
class tlm_analysis_port : public sc_core::sc_object , public virtual tlm_analysis_if< T > {
public:
  void bind( tlm analysis if<T> & if );
  void operator() ( tlm analysis if<T> & if );
  bool unbind( tlm analysis if<T> & if );
  void write( const T &t ) {
     for( i = m interfaces.begin(); i != m interfaces.end();
                                                               i++ ) {
        (*i)->write( t );
};
         write() sends transaction to every subscriber
```



# **Analysis Port Example**

```
struct Subscriber: sc object, tlm::tlm_analysis_if<Trans> {
 Subscriber ( const char* n ) : sc_object(n) { }
 virtual void write( const Trans& t ) {
  cout << "Hello, got " << t.i << "\n";
SC MODULE (M) {
                                          SC MODULE (Top) {
 tlm::tlm analysis port<Trans> ap;
                                            M* m:
                                            Subscriber* subscriber1:
 SC_CTOR (M) : ap("ap") {
                                            Subscriber* subscriber2;
   SC THREAD (T);
                                            SC_CTOR(Top) {
                                              m = new M("m");
 void T () {
                                              subscriber1 = new Subscriber("subscriber1");
   Trans t = \{ 999 \};
                                              subscriber2 = new Subscriber("subscriber2");
   ap.write(t);
                                              m->ap.bind( *subscriber1 );
                                              m->ap.bind( *subscriber2 );
```

Subscriber implements analysis interface, analysis port bound to subscriber



# **Summary: Key Features of TLM-2**

- Transport interfaces with timing annotation and phases
- DMI and debug interfaces
- Loosely-timed coding style and temporal decoupling for simulation speed
- Approximately-timed coding style for timing accuracy
- Sockets for convenience and strong connection checking
- Generic payload for memory-mapped bus modeling
- Base protocol for interoperability between TL- models
- Extensions for flexibility of modeling

TLM-2.0





For further information visit www.systemc.org