# Let's go cisco live! #CiscoLive



# All You Need to Know About Forwarding on the Catalyst 8000 platforms BRKENT-2653

David Roten
Technical Marketing Engineer / Technical Leader
BRKENT-2653



#### Cisco Webex App


#### Questions?

Use Cisco Webex App to chat with the speaker after the session

#### How

- 1 Find this session in the Cisco Live Mobile App
- Click "Join the Discussion"
- 3 Install the Webex App or go directly to the Webex space
- 4 Enter messages/questions in the Webex space

Webex spaces will be moderated by the speaker until June 9, 2023.



https://ciscolive.ciscoevents.com/ciscolivebot/#BRKENT-2653





- Hardware architectures
- Concepts
- Detrimental Influencers
- Forwarding Mechanisms
- Core distribution
- Packet Flow and Analysis
- L2 and L3 Forwarding
- Conclusion

## Hardware architectures



#### IOS XE routing hardware architectures

All IOS XE routing platforms use a multi-core and multi-threaded data plane architecture.

224 cores 896 threads



3.0

Catalyst 8500 platforms

ESP100-X ESP200-X

64 cores 256 threads



2.0

ASR1002-HX ASR1001-HX ESP100

ESP200

4+ cores & threads



Catalyst 8500L-8S4X
Catalyst 8300 platforms

Catalyst 8200 platforms

Catalyst 8200L platforms

Catalyst 8000v

ISR1100-4G / 6G

ISR4300

4+ cores & threads



ISR1000 platforms



#### Basic data plane function implementation

- Receiving traffic
- Distributing traffic
  - Load based distribution
  - Non-strict flow based distribution
  - Strict flow based distribution
- Crypto processing
- Forwarding action
- Queuing and scheduling



#### Lexicon

#### Shared thread:

Architecture supports one thread per core (no hyperthreading). This single thread supports multiple functions.

#### Shared core:

Architecture supports hyperthreading but it is not enabled for this specific core. A single thread run on the core and the thread supports multiple functions.

#### Dedicated core

Architecture supports hyperthreading but it is not enabled for this specific core. A single thread run on the core and the thread supports a single function.

#### Hyperthread:

Architecture supports hyperthreading and it is enabled for this specific core. Two threads run per core and the threads supports a single function.

#### Dedicated hardware:

Use specific hardware supports the function and it not part of the packet processing hardware.




#### Baseline platforms comparison

Autonomous mode	ARM LBD ISR1161X	x86 Non-Strict FBD C8300-2N2S-4X2T	x86 Strict FBD C8500L-8S4X	QFP 3.0 C8500-12X4QC
Traffic acceptance (Rx)	Shared Rx thread	2 shared cores	2 dedicated cores	Dual priority with hardware assist
Traffic distribution (Rx)	Shared Rx thread 1 stage	2 shared cores 1 stage	2 dedicated cores 2 stage	Hardware distributor
Crypto processing	shared thread	2 shared cores	1 encrypt core 1 decrypt core	16 engines dedicated hardware
Forwarding (PPE)	2 threads	10 hyperthreads	12 hyperthreads	896 threads
Queuing (TM)	1 shared thread	2 shared cores	2 dedicated cores	Hardware




#### Baseline platform comparison





This data should not be used for official performance guidance.

#### SDWAN Baseline platform comparison





This data should not be used for official performance guidance.

## Miercom Performance testing of Catalyst 8000 Edge Platforms Family

- Miercom is a world leading independent testing and consultant provider providing unbiased hands-on testing, research and certification services.
- Independently validated the functionality and performance of Cisco's SD-WAN solution on the Catalyst 8000 Edge Platforms Family
- Catalyst 8500-20X6C delivers up to 383 Gbps of SD-WAN throughput across the fabric
- Miercom tested different traffic feature combinations to simulate real world scenarios (IPV4 Forwarding, QoS, NBAR, Firewall, IPSEC)



Full Cisco Catalyst 8000 Miercom Report: http://miercom/cisco

Cisco SD-WAN brings a centralized, software-defined approach to network management which intelligently automates, simplifies and controls to yield high performance. Cisco Catalyst 8000 Edge Platforms improve scale, throughput and simplify licensing. We proudly award Catalyst 8000 Platform the *Miercom Performance Verified* certification.

**Robert Smithers** 

CEO, Miercom



### Concepts





#### Lexicon (1/2)

- Rx (receive):
  Function that receives packet from an ingress interface and either [ first pass hashes to PP or PP-Rx function | or distributes packet to PP based on load ]
- PP-Rx (packet processor receive):
   Function that does second pass hashing of traffic to PP function. Specific to FBD.
- PP (packet processor):
   Function that does network processing of protocol traffic (NAT, MPLS, Firewall, ACLs, classification, etc)
- COFF (crypto): Function that encrypts and decrypts traffic
- Tx (transmit):
   Function that schedules and transmits a packet on an interface



#### Lexicon (2/2)

- Stateful flow features
  - NAT, ZBFW
  - NBAR, Flexible Netflow, UTD
- Cores and threads
  - Non-hyperthreaded x86 systems: a single thread per CPU core
  - Hyperthreaded x86 systems: two threads associated with a given CPU core. Not all cores in a hyperthreaded system must use hyperthreading. Two threads per core does not double compute performance.
     Typically, two hyper threads on a single core will have 20-30% more compute power as a single non-hyperthreaded core.



#### What are forwarding mechanisms?

- IOS XE routing architecture is capable of using a multi-core and multi-threaded data plane
- Multiple metrics involved:
  - Hardware architecture in a given platform







Targeted performance for a given product







Targeted price point for a given product







Economy of scale in build components





Optimizations in software development





#### Routing platform consistencies

- IOS XE platforms use the same software for dataplane and control plane features.
- Features can be delivered across platforms using the same source software providing consistency and compatibility across platforms.
- Distribution of traffic amongst the dataplane threads varies.
- Various platforms offer differing amount of compute power.
- The forwarding architecture:
  - does not affect feature availability
  - does affect the forwarding capacity and potential performance advantages as well as pinch points










#### Packet ordering issues




the first packet to finish.

Two cores idle waiting on

**Three** cores idle waiting on the first packet to finish.

All four cores clear locks out as the first packet finishes and is forwarded.



#### Detrimental influencers

- Packet Ordering and Ordered Mutual Exclusion (ordered access to data)
   If packets from a given flow are handled by different threads, the cores holding on to the 2 through n packets might have to wait as the system deals with all the complications of the first packet to hand stateful processing of the flow.
- Stateful features have to allocate and initialize structures when encountering a new flow. This makes the processing time for the first packet longer than for subsequent packets.
- Crypto acceleration hardware differs across platforms. Some crypto hardware requires walking through the packet feeding its data into the hardware and getting a result back. On these platforms, larger packets take longer to process and if a flow has packets varying in size, this waiting situation can occur.



#### Detrimental influencers

#### Memory contention

If many threads are handling a flow, they may all need access to the same memory to update statistics, do flow rate calculations, get and update stateful information about the flow, etc.


This overlaps somewhat with the issues of ordered mutual exclusion.





#### L1/L2 cache efficiency

- QFP based platforms have an optimized design that makes L1/L2 caching less of a concern as various threads process the same flows
- General purpose CPUs have L1/L2 caches that are dedicated to each thread/core. The caches are **not** shared amongst the threads/cores. L3 caches may be shared depending on the implementation



Serialization is actually more efficient!



#### Detrimental influencers

L1 and L2 x86 / ARM caching

Caching is not optimized if different threads need to pass information through the L1 and L2 caches instead of keeping it local



## Forwarding Mechanisms



#### Forwarding architectures

#### Load based (LBD)

Packets are be handled by any available data plane thread.

Generally used on platforms with more threads than interfaces.

#### **Strict Flow based (S-FBD)**

Packets are **strictly** distributed based on flow hashing.

Available data plane threads **will not** assist busy data plane threads.

#### Non-strict Flow based (NS-FBD)

Packets can be handled by any available data plane thread.




Efforts are made to keep packets from a given flow on a given thread but no guarantees.



#### Forwarding architectures - IOS XE 17.9

The three forwarding architectures available today are and there uses





#### **Strict Flow based (SFBD)**

C8500L



#### Load based (LBD)

- x86
  - C8000V
  - ISR4300
- ARM
  - ISR1000

#### **Non-strict Flow based (NSFBD)**

- C8300
- C8200
- C8200L
- ISR1000-4G/6G

BRKENT-2653









#### Load Based Distribution

- Packets are distributed to threads strictly based on availability by a hardware distributor (QFP) or Rx thread (x86/ARM based systems)
- Efforts (but not guarantees) are made at ingress to keep traffic for a given ingress port on the same thread.
  - Challenging if there are on a software platforms with a small number of active ports/queues
  - Challenging with a larger number of threads available vs ingress ports
- Load based distribution allows parallelism of processing for a single flow
  - Strict FBD does not. Non-strict FBD runs between the two.






#### Load Based Distribution - characteristics

- A packet from any given flow can land across multiple threads
- State for a flow must be readily available to any core at any time
- QFP platforms provide hardware assist for this functionality making it easier and simple to implement without significant performance hit
- x86 and ARM platforms do not have hardware assist
  The following are valid in x86 and ARM systems but may not cause significant determent.
  - Packet ordering and ordered access to data challenge
  - Memory contention for tracking flow state challenge
  - X86/ARM L1 and L2 cache implications challenge



#### QFP based load distribution




- QFP has Dispatcher Hardware which finds an available thread to process packets
- Dedicated resource so no other contention
- Dispatcher has excess capacity so no "Rx" bottleneck concerns in QFP platforms





#### x86 based load distribution



- x86 and ARM platforms use a generic thread for the Rx function. This thread is responsible to queue packets for distribution to PPEs.
- Since this is not a dedicated resource in x86 and ARM platforms, there is the potential that the Rx thread can be a bottleneck.

Mapping will not always match this example



Non-strict flow based architecture





### Non-Strict Flow Based Distribution - characteristics



- Packets from a flow may, but not always, land on different threads
- State for a stateful flow must be readily available to any core at any time just in case
- x86 platforms are **do not have hardware assist**The following are valid in x86 systems but may not cause significant detriment.
  - Packet ordering and ordered mutual exclusion in software challenge
  - Memory contention for memory tracking flow state challenge
  - x86 lower L1 and L2 cache implications challenge






#### Non-Strict Flow Based Distribution

- Packets are classified on a tuple from the **outermost** encapsulation by Rx thread
- Fragments use 3-tuple classification
- If that initially targeted thread is busy (elephant flow scenario / uneven flow hashing), the packet can be handled by a PPE thread that has free cycles
- In heavy load situations with few flows, the behavior is very similar to a load based distribution scenario
- In the case we are the destination of an IPSEC tunnel, hashing is done based on the interior address after decryption





#### Non-Strict Flow Based Distribution



- x86 platforms use a generic thread for the Rx function. This thread is responsible to find an available data plane thread to process the packet.
- On non strict flow based platforms, this requires the additional step of hashing the outermost header of the packet (higher cost than the load based scenario)
- Since this is not a dedicated resource in x86 platforms, there is the potential that the Rx threads can be a bottleneck (CEF / racetrack).



Strict flow based architecture







#### Strict Flow Based Distribution - characteristics

- Packets from a flow always land on the same PP thread
- State for a stateful flow must be readily available to only a single thread
- x86 platforms are optimized
  - Packet ordering and ordered access handled by hardware optimized
  - Less memory contention for memory tracking flow state optimized
  - More efficient x86 L1 and L2 cache usage optimized
- Elephant flows are a concern as flows are strictly mapped to a thread with no offload for high-utilization






#### Strict Flow Based Distribution

- Packets are classified on a tuple on the outermost encapsulation by Rx thread in the first pass by the Rx function
- Fragments use a 3-tuple classification
- Packets are assigned to a PPE-Rx thread based on the initial hashing by the Rx thread
- PPE-Rx function will check the flow database and based on that potentially redirect the packet to an alternate core
- There is no offloading at PPE-Rx if a thread is 100% utilized because there is no sharing of stateful flow information between threads.
- In the case we are the destination of an IPSEC or GRE tunnel, hashing is done based on the interior address after decryption





#### Strict Flow Based Distribution



- x86 platforms use a generic thread for the Rx function. This thread is responsible to find an available data plane thread to process the packet.
- On strict flow based platforms, this requires the additional step of hashing the header of the packet (higher cost than the load based scenario)
- Rx thread inspect the outermost header and PPE-Rx thread may also inspect inner header.
- Since Rx compute is not a dedicated resource in x86 platforms, there is the potential that the Rx thread can be a bottleneck.





#### The tuple classifications

	VRF ID	Src IP v4/v6	Dest IP v4/v6	Protocol	Src port	Dest port	SPI	GRE key	Dst MAC	Src MAC
Fragment	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$						
UDP / TCP	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$				
ESP	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$			$\bigcirc$			
GRE	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$				$\bigcirc$		
L2									$\bigcirc$	$\bigcirc$
Default	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$						

MPLS will generally be inspected for recognized payload encapsulation and MPLS tags.





#### Placement guidance for S-FBD platforms

- Strict flow-based distribution platforms are best suited for network locations where there is a diversity of flows.
  - High flow count generic routing
  - High flow count internet gateway
  - High flow count crypto action
  - High flow count SDWAN edge router
- The theme here is High flow count!

Per internal flow performance will always be limited by single thread forwarding capacity.

Encapsulated traffic as a transit router will be seen as a single flow between tunnel endpoints.

High → 1000s, 10000s, 100000s Maximum supported flow count is 2 million. A bidirectional flow will consume two entries.




#### Core distribution





#### Core dist - C8300-1N1S-4T2X - SP heavy



This is the allocation for IOS XE 17.9 software. Other software versions may have different allocations.



Service plane



Data plane



Control plane



I/O actions




Crypto





#### Core dist - C8300-1N1S-4T2X - DP heavy



This is the allocation for IOS XE 17.9 software. Other software versions may have different allocations.





plane



Control plane



I/O actions




Crypto



Idle



#### Core distribution - C8500L-8S4X - DP heavy



This is the allocation for IOS XE 17.9 software. Other software versions may have different allocations.



Service plane



Data plane



Control plane



Rx / Tx BQS




Crypto





#### Core distribution - C8500L-8S4X - SP heavy



This is the allocation for IOS XE 17.9 software. Other software versions may have different allocations.



Service plane



Data plane



Control plane



I/O actions




Crypto





#### Core distribution - C8500L-8S4X - App heavy



This is the allocation for IOS XE 17.9 software. Other software versions may have different allocations.



Service plane



Data plane



Control plane



I/O actions



Crypto





#### C8500L x86 thread allocation (XE 17.9)

#### C8500L-8S4X#show platform software cpu alloc CPU alloc information:

Control plane cpu alloc: 0-1,12-13

Data plane cpu alloc: 2-11,14-19

Service plane cpu alloc: 0

Slow control plane cpu alloc:

Template used: CLI-data\_plane\_heavy

C8500L-8S4X#show platform software cpu alloc CPU alloc information:

Control plane cpu alloc: 0-1,12-13

Data plane cpu alloc: 6-11,18-21

Service plane cpu alloc: 2-5,14-17

Slow control plane cpu alloc:

Template used: CLI-service\_plane\_heavy

Odd numbers indicate that hyperthreading has been activated but it may not be used for all functions.


More details are available in other CLI outputs.



## Packet flow and analysis



#### Ingress packet flow for Strict FB



BRKENT-2653

#### Testbed config for following data

- C8500L-8S4X running IOS XE 17.9.01a
- Data-plane heavy mode
- Using TenGig 0/1/2 and TenGig0/1/3
- Single IP address configured on main-interfaces
- Injected traffic is 500 byte packets, 20% line rate on each port
- Randomized UDP source and destination ports
  - 0x00FF mask for UDP ports, 256x256x2 = 131072 flows total



#### Step 1a - Ingress processing

C8500L-8S4X#show plat hardware qfp active datapath infrastructure bindings

Port Instance Bindings:

ID	Port	IOS Port	WRKR12	WRKR13
1	rc10	rc10	Rx	Tx
2	ipc	ipc	Tx	Rx
3	vxe_punti	vxe_puntif	Tx	Rx
4	fpe0	<pre>GigabitEthernet0/0/0</pre>	Tx	Rx
5	fpe1	GigabitEthernet0/0/1	Tx	Rx
6	fpe2	GigabitEthernet0/0/2	Rx	Tx
7	fpe3	GigabitEthernet0/0/3	Tx	Rx
8	fpe4	GigabitEthernet0/0/4	Rx	Tx
9	fpe5	GigabitEthernet0/0/5	Tx	Rx
10	fpe6	GigabitEthernet0/0/6	Rx	Tx
11	fpe7	GigabitEthernet0/0/7	Tx	Rx
12	fpe8	TenGigabitEthernet0/1/0	Rx	Tx
13	fpe9	TenGigabitEthernet0/1/1	Tx	Rx
14	fpe10	<pre>TenGigabitEthernet0/1/2</pre>	Rx	Tx
15	fpe11	TenGigabitEthernet0/1/3	Tx	Rx

We know from this output that threads 12 and 13 are specifically involved with ingress and egress processing

Tx / Rx mapping has changed across releases. Be sure to check your platform and release.

Rx = ingress processing Tx = TM = queuing and scheduling



#### Step 1b - Ingress processing - decoding output

C8500L-8S4X#show platform hardware qfp active datapath infrastructure sw-cio

OTCUTOS	obage.		Feature processing ———						Rx / Tx	Crypto	Crypto ——		
ID	Port	Wght	Global	WRKR0	WRKR1		WRKR10	WRKR11	WRKR12	WRKR13	WRKR14	WRKR15	Total
4	fpe0	1:	1952	0	0		0	0	0	96	0	0	2048
4	fpe0	2:	1952	0	0		0	0	0	96	0	0	2048
14	fpe10	1:	1952	0	0		0	0	96	0	0	0	2048
14	fpe10	2:	1952	0	0		0	0	96	0	0	0	2048

Core Utilization over preceding  ${\bf 3154.3457}$  seconds

ID:	ture pro		51119		Rx / Tx	_	Crypto	
			1.0	11	12	13	14	1.5
		•••	10					
% PPE-RX: 4.2			4.46	4.44	0.00	0.00	0.00	0.00
% PP: <b>15.2</b>	16.45	1	16.39	16.31	0.00	0.00	0.00	0.00
% RX: 0.0	0.00		0.00	0.00	5.19	6.03	0.00	0.00
% TM: 0.0	0.00		0.00	0.00	31.17	35.17	0.00	0.00
% COFF: 0.0	0.00		0.00	0.00	0.00	0.00	0.00	0.00
% IDLE: 80.4	79.01	7	79.15	79.26	63.63	58.51	99.74	99.76

Hashing / distribution
Feature processing
Rx processing
Traffic Manager (Tx= TM)
Crypto offload
Idle

#### Step 1a - Ingress processing

C8300-1N1S-4T2X#show platform hardware qfp active datapath infrastructure bindings

Port Instance Bindings:

ID	Port	IOS Port	WRKR10	WRKR11
1	rcl0	rc10	Tx	Rx
2	ipc	ipc	Tx	Rx
3	vxe_punti	vxe_puntif	Tx	Rx
4	fpe0	GigabitEthernet0/0/0	Tx	Rx
5	fpe1	GigabitEthernet0/0/1	Tx	Rx
6	fpe2	GigabitEthernet0/0/2	Tx	Rx
7	fpe3	GigabitEthernet0/0/3	Tx	Rx
8	fpe4	TenGigabitEthernet0/0/4	Tx	Rx
9	fpe5	TenGigabitEthernet0/0/5	Tx	Rx
10	bp0	bp0	Tx	Rx

We know from this output that threads 12 and 13 are specifically involved with ingress and egress processing

Tx / Rx mapping has changed across releases. Be sure to check your platform and release.

Rx = ingress processing Tx = TM = queuing and scheduling



(PPE-RX) like we had on the C8500L.

#### Step 1b - Ingress processing - decoding output

C8300-1N1S-4T2X#show platform hardware qfp active datapath infrastructure sw-cio Credits Usage: Feature processing • Rx / Tx + Crypto Global WRKR0 Waht WRKR1 WRKR9 Total ID fpe0 1952 2048 fpe0 1952 2048 fpe10 1952 2048 14 2048 14 fpe10 1952 Core Utilization over preceding 3154.3457 seconds We saw threads 10 and 11 as the Rx/Tx threads. Since there Feature processing ' Rx / Tx + Crypto are no additional threads here. ID: we know they are sharing the % PP: 13.45 12.12 ... 18.39 15.61 0.00 0.00 % RX: 0.00 0.00 0.00 0.00 7.15 8.15 Rx pi crypto responsibility. % TM: 0.00 0.00 ... 0.00 0.00 30.32 37.81 Crypto offload 0.00 0.00 ... 0.00 0.00 0.00 0.00 % COFF: 86.55 87.88 ... 81.61 % IDLE: 84.39 62.53 54.04 No secondary hashing function

BRKENT-2653 #CiscoLive

#### Step 1a - Ingress processing

#### C8000v-1CPU#show platform hardware qfp active datapath infrastructure bindings

Port Instance Bindings:

ID	Port	IOS Port	WRKR 0
1	rc10	rc10	Rx+Tx
2	ipc	ipc	Rx+Tx
3	vxe_punti	vxe_puntif	Rx+Tx
4	Gi1	GigabitEthernet1	$\mathbf{Rx} + \mathbf{T} \mathbf{x}$
5	Gi2	GigabitEthernet2	$\mathbf{Rx} + \mathbf{Tx}$
6	Gi3	GigabitEthernet3	$\mathbf{Rx} + \mathbf{Tx}$
7	Gi4	GigabitEthernet4	$\mathbf{Rx} + \mathbf{Tx}$
8	Gi5	GigabitEthernet5	$\mathbf{Rx} + \mathbf{Tx}$

We know from this output that threads 12 and 13 are specifically involved with ingress and egress processing

Tx / Rx mapping has changed across releases. Be sure to check your platform and release.

Rx = ingress processing Tx = TM = queuing and scheduling



#### Step 1b - Ingress processing - decoding output

C8000v-1CPU#show platform hardware qfp active datapath infrastructure sw-cio

Credits Usage:

#### **ALL functions**

ID	Port	Wght	Global	WRKR0	Total	
4	Gi1	8:	450	62	512	
5	Gi2	8:	472	40	512	
6	Gi3	8:	488	24	512	
7	Gi4	8:	496	16	512	
8	Gi5	8:	496	16	512	

Core Utilization over preceding 3154.3457 seconds

Only one thread doing ALL the work.

#### **ALL functions**

	ID:	0	
	% PP:	15.26	Feature processing
	% RX:	5.34	Rx processing
	% TM:	5.21	Traffic Manager (Tx= TM)
5	COFF:	0.00	Crypto offload
5	IDLE:	74.19	Idle

#### Step 1c - Ingress processing

From the perspective the process running on the specific thread → high detail

C8500L-8S4X#show platform hardware qfp active datapath infrastructure sw-cio Credits Usage:

C8500L

ID	Port	Wght	Globa	l WRKRO	WRKR1	WRKR10	WRKR1	1	WRKR12	WRKR13	WRKR14	WRKR15	Total	
1	rc10	1: 6048 0 0 0						0	96	0	0	0	6144	
1	rc10	120.	601	00		^		0	96	0	0	0	6144	
2	ipc	If the	credit	values fo	r fnon-	fpeX <b>appro</b>	ach	0	0	0	0	0	0	
3 vxe	punti				-			0	0	46	0	0	512	
4	fpe0					ngress pac	ket	0	0	96	0	0	2048	
4	fpe0	rate k	being to	oo high fo	or the pla	atform.		0	0	96	0	0	2048	
•••	_													
14	fpe10	Limiti	ng the	max pac	kets fror	n a given		0	0	0	96	0	2048	
14	fpe10	source in the fashion protects the system.							0	0	96	0	2048	
	_	It does not allow one elephant flow from												
Core Util	ization				•									
		one s				system an	d							
ID:		deny	service	e to all ot	her flows	S.	3		14	15				
% PPE-RX:			4.04	4.40	4.44	0.00	V . V 0		0.00	0.00	Rx proc	esssing		
% PP:				16.39	16.31	0.00	0.00		0.00	0.00		processing	ר	
% RX:										0.00	Rx proc		9	
									0.00			иanager (Т	ν <b>)</b>	
° ===•									0.00	0.00		•	X)	
% COFF:									0.00	0.00	Crypto (	omoad		
% IDLE:	80.4	45 7	9.01	79.15	79.26	63.63	58.51		99.74	99.76	ldle			

#### Step 1d - Ingress processing

C8500L-8S4X#show platform hardware qfp active datapath infrastructure sw-cio

Credits Usa	de:			1-1		_					
Cledits Usa	- I										
TD D	Lov	w values	for the %II	DLE for th	ne Rx/Tx	zD 1 1	ETDEED 1.0	ETDEED 1.0	tidizd 1 4	MDMD1E	m-+-1
	ort CO	res does	not absolu	tely indicated	ate no more	KR11	WRKR12	WRKR13	WRKR14	WRKR15	Total
	CIU		power for i	-		0	96	0	0	0	6144
	· · · · · · · · · · · · · · · · · · ·	•	•			0	96	0	0	0	6144
2	ipc   %	DLE can I	be zero, wl	nile there	is still	0	0	0	0	0	0
3 vxe_pu	inti ado	ditional c	apacity ava	ailable due	e to	0	0	46	0	0	512
4 <b>£</b>	pe0 arc	ouping of	packets fo	r earess	queuing. If	0	0	96	0	0	2048
4 <b>£</b>			ne idle % th	•		0	0	96	0	0	2048
	tile				•						
14 <b>fp</b>	e10 ad	ditional p	acket per s	second ca	apacity.	6	0	0	96	0	2048
	e10	2: 19	152 0	<b>–</b> 7	0	0	96	0	2048		
<del></del> -		_,,	02	0 .						ŭ	2010
 Core Utiliz	ation o	war nraa	odina 315	1 2157 84	acanda	/					
COLE OCTIVE	acion o	ver brec	earing 515	4.5457 56	econas						
			1.0		10	12	1 4	1 -			
ID:	0	1	10	11	12	13	14	15	D		
% PPE-RX:	4.29	4.54	4.46	4.44	0.00	0.00	0.00	0.00		esssing	
% PP:	15.26	16.45	16.39	16.31	0.00	0.00	0.00	0.00		processing	g
% RX:	0.00	0.00	0.00	0.00	5.19	6.03	0.00	0.00	Rx proc	essing	
% TM:	0.00	0.00	0.00	0.00	31.17 / 3	5.17	0.00	0.00	Traffic N	√anager (T	(x)
% COFF:	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	Crypto	offload	
% IDLE:	80.45	79.01	79.15	79.26	63.63 5	8.51	99.74	99.76	Idle		

#### Step 1d - Ingress processing - single flow

```
C8500L#sw-cio
                                                     In this scenario we see that only packet processing thread
Credits Usage:
                                                    7 has a high degree of utilization. This is because we
                                                    have a single flow of traffic. This single flow is hashing to
  ID
           Port.
                  Wght
                        Global WRKR0
                                        ... WRKR9
                                                     a single core and it is being used at 100% utilization.
           rc10
                           6048
                                                    Other processing cores are idle.
   1
           rc10
                   128:
                           6048
                     1:
            ipc
     vxe punti
                            452
                                                    Rx/Tx cores also have available cycles so the only bound
           fpe0
                           1952
                                                    on performance here is the single thread processing a
           fpe0
                           1952
                                                     single flow. Other flows that hash to different cores would
                                                    not impacted.
  14
          fpe10
                     1:
                              ()
                                     0
                           1952
  14
          fpe10
                                                                         96
                                                                                                          2048
Core Utilization over preceding $.3984 seconds
                                                                                 12
      TD:
                                              8
                                                       9
                                                               10
                                                                        11
                                                                                          13
                                                                                                   14
                                                                                                            1.5
% PPE-RX:
              0.00
                         0.00
                                                    0.00
                                                             0.00
                                                                      0.00
                                                                               0.00
                                                                                        0.00
                                                                                                 0.00
                                                                                                          0.00
                                11.98
                                           0.00
              0.21
                        0.00
    % PP:
                                88.02
                                           0.00
                                                    0.19
                                                             0.14
                                                                      0.00
                                                                               0.00
                                                                                        0.00
                                                                                                 0.00
                                                                                                          0.00
    % RX:
                                  0.00
                                           0.00
                                                             0.00
                                                                      0.00
                                                                               4.25
                                                                                        3.85
                                                                                                 0.00
                                                                                                          0.00
    % TM:
              0.00
                        0.00
                                  0.00
                                           0.00
                                                    0.00
                                                             0.00
                                                                      0.00
                                                                              26.11
                                                                                       27.30
                                                                                                 0.00
                                                                                                          0.00
  % COFF:
              0.00
                    0.00
                                  0.00
                                          0.00
                                                   0.00
                                                             0.00
                                                                      0.00
                                                                               0.00
                                                                                        0.00
                                                                                                 0.00
                                                                                                          0.00
  % IDLE:
             99.79
                    ... 99.81
                                  0.00
                                          99.86
                                                   99.81
                                                            99.86
                                                                     99.85
                                                                              69.65
                                                                                       68.85
                                                                                                99.73
                                                                                                         99.75
```

#### Step 1e - Tricky information





```
C8500L-8S4X#show platform resources r0 cpu
CPU utilization for five seconds: 71%, one minute: 71%, five minutes: 71%
Core 0: CPU utilization for five seconds: 1%, one minute: 2%, five minutes:
Core 1: CPU utilization for five seconds: 1%, one minute: 2%, five minutes:
Core 2: CPU utilization for five seconds: 100%, one minute: 100%, five minutes: 100%
Core 3: CPU utilization for five seconds: 100%, one minute: 100%, five minutes: 100%
Core 4: CPU utilization for five seconds: 100%, one minute: 100%, five minutes: 100%
Core 5: CPU utilization for
                                                                       inutes: 100%
                            This output is from the perspective
Core 6: CPU utilization for
                                                                       inutes: 100%
                            of underlying Linux OS. More
Core 7: CPU utilization for
                                                                       inutes: 100%
Core 8: CPU utilization for
                                                                        inutes: 100%
                            detailed visibility is available from
Core 9: CPU utilization for
                                                                        inutes: 100%
                            the show platform commands.
Core 10: CPU utilization fo
                                                                       nutes: 11%
Core 11: CPU utilization fo
                                                                       nutes: 11%
Core 12: CPU utilization fo
                                                                       nutes:
Core 13: CPU utilization fo
                            Linux can not see the difference in
                                                                       nutes:
Core 14: CPU utilization fo
                                                                       minutes: 100%
                            polling with active or idle results.
Core 15: CPU utilization fo
                                                                       minutes: 100%
Core 16: CPU utilization for five seconds: 100%, one minute: 100%, five minutes: 100%
Core 17: CPU utilization for five seconds: 100%, one minute: 100%, five minutes: 100%
Core 18: CPU utilization for five seconds: 100%, one minute: 100%, five minutes: 100%
```


Core 19: CPU utilization for five seconds: 100%, one minute: 100%, five minutes: 100%

#### Steps 3 and 6 - Crypto

From the perspective the process running on the specific thread → high detail

C8500L-8S4X# show platform hardware qfp active datapath infrastructure sw-cio Credits Usage:

C8500L



#### Step 4,5 - Data plane processing

C85001-884X #show platform hardware of active datapath infrastructure sw-cio

From the perspective the process running on the specific thread → high detail

Credits Usa	_	DIATIOIM	naroware	qip acti	ve datapa	atn inira	istructi	ire sw-cic	•	C8500
1 r 1 r 2 3 vxe_pu 4 f	cl0 cl0 1 ipc	1: 60 .28: 60 1: 4 1: 19	048 Sec 048 tra 166 SO	sources cond pa ffic. Ty me traff E enca	ass pars pically, ic was	sing of higher IPSEC		system	Rx is only on Sms. This function of the cluded in NS-ms.	S-FBD tion is
	e10 e10 ation o	2: 19	952 0 952 0 ceding 60	0 0 34 secon	0 0 ds	0 0	14	packet	ces used for a processing fo ling traffic.	
% PPE-RX: % PP: % RX:	4.29 15.26 0.00	4.54 16.45 0.00	<b>4.46 16.39</b> 0.00	4.44 16.31	0.00 0.00 5.19	0.00 0.00 6.03	0.00	0.00 0.00 0.00	Rx processing Feature processing Rx processing	g
% TM: % COFF: % IDLE:	0.00 0.00 <b>80.45</b>	0.00 0.00 <b>79.01</b>	0.00 0.00 <b>79.15</b>	0.00 0.00 <b>79.26</b>	31.17 0.00 63.63	35.17 0.00 58.51	0.00 0.00 99.74	0.00 0.00 99.76	Traffic Manager (T Crypto offload Idle	x)

#### Step 5 - Data plane processing

C8500L-8S4X#show platform hardware qfp active fbd-flowdb balance distribution

PP Flow Distribution

	Flows
0:	10252
1:	11260
2:	11268
3 <b>:</b>	11268
4:	11268
5 <b>:</b>	11264
6 <b>:</b>	10742
7:	10742
8:	10746
9:	10746
10:	10758
11:	10758
	1: 2: 3: 4: 5: 6: 7: 8: 9: 10:

Ideal distribution of traffic for a C8500L system. Maximum system performance in this scenario.

Even distribution amongst all data plane threads.

All of these flows sum up to 131072 which was the 256x256x2 based on the injected traffic.

This command is not available on NS-FBD or FBD systems.



#### Step 7a - Egress processing

We know from this output that threads 12 and 13 are specifically involved with ingress and egress processing

C8500L-8S4X#show plat hardware qfp active datapath infrastructure bindings

C8500L

ID	Port	IOS Port	WRKR12	WRKR13
1	rc10	rc10	Rx	Tx
2	ipc	ipc	Tx	Rx
3	vxe_punti	vxe_puntif	Tx	Rx
4	fpe0	<pre>GigabitEthernet0/0/0</pre>	Tx	Rx
5	fpe1	<pre>GigabitEthernet0/0/1</pre>	Tx	Rx
6	fpe2	GigabitEthernet0/0/2	Rx	Тx
7	fpe3	<pre>GigabitEthernet0/0/3</pre>	Tx	Rx
8	fpe4	GigabitEthernet0/0/4	Rx	Tx
9	fpe5	GigabitEthernet0/0/5	Tx	Rx
10	fpe6	GigabitEthernet0/0/6	Rx	Тx
11	fpe7	GigabitEthernet0/0/7	Tx	Rx
12	fpe8	<pre>TenGigabitEthernet0/1/0</pre>	Rx	Тx
13	fpe9	<pre>TenGigabitEthernet0/1/1</pre>	Tx	Rx
14	fpe10	<pre>TenGigabitEthernet0/1/2</pre>	Rx	Tx
15	fpe11	<pre>TenGigabitEthernet0/1/3</pre>	Tx	Rx

Rx = ingress processing Tx = TM = queuing andscheduling



Port Instance Bindings:

#### Step 7b - egress processing

C85001-8S4X#show platform hardware gfp active datapath infrastructure sw-cio

From the perspective the process running on the specific thread → high detail

Credits Usage:									Car	500L		
0100105	age.	Low values f	or the %II	DLE for th	ne Rx/Tx						000	JOOL
ID :	Port	cores does r	not absolu	tely indica	ate no more	kR11	WRKR12	WRKR13	WRKR14	WRKR15	Total	
1	rc10	·					96	0	0	0	6144	
1	rc10	%IDLE can b	e zero. wł	nile there	is still	0	96	0	0	0	6144	
additional capacity available. If there is						0	0	0	0	0	0	
3 vxe_p	unti	some idle then there is clearly additional					0	46	0	0	512	
4	fpe0			-	idditional	0	0	96	0	0	2048	
4	fpe0	packet per second capacity.					0	96	0	0	2048	
•••		<b>5</b>										
-	-				8	0	0	96	0	2048		
14 <b>f</b> j	can increase efficiency but still show the				0	0	0	96	0	2048		
same level of utilization.												
Core Utilization over preceding 3134.3437 seconds												
ID:		0 1	10	11	12	13	14	15				
% PPE-RX:	4.2		4.46	4.44		0.00	0.00	0.00	Rx proc	esssina		
% PP:	15.2		16.39	16.31		0.00	0.00	0.00		processing	n	
% RX:	0.0		0.00	0.00		6.03	0.00	0.00	Rx proc	•	9	
% TM:	0.0		0.00	0.00		5.17	0.00	0.00	•	lanager		
% COFF:	0.0		0.00	0.00		0.00	0.00	0.00	Crypto	_		
% IDLE:	80.4		79.15	79.26		8.51	99.74	99.76	ldle			

#### Summary on troubleshooting x86 performance

Use "sw-cio" output:
 To get I/O (Rx/Tx) core utilization guidance
 To get data plane thread utilization

To get crypto thread utilization

- Use "show plat resources r0 cpu":
   To get control plane core utilization guidance
   To get service plane core utilization guidance
- Use "show proc cpu":
   To get IOSd thread utilization



### Network management access to x86 performance

• Use "sw-cio" output:

To get I/O (Rx/Tx) core utilization guidance No SNMP/YANG method

To get data plane thread utilization

ceqfpUtilProcessingLoad

1.3.6.1.4.1.9.9.715.1.1.6.1.14

To get crypto thread utilization

ciscoEntityPerformanceMIB

1.3.6.1.4.1.9.9.756

#### Use "show plat resources r0 cpu":

To get control plane core utilization guidance To get service plane core utilization guidance

• Use "show proc cpu":

To get IOSd thread utilization

## L2 and L3 forwarding



#### Wide range of L3 forwarding in the platform

- All L3 forwarding is via the data plane cores
- There is no L3 forwarding via the control plane threads
- Only traffic destined for the router itself will be punted to the control plane threads



#### L3 forwarding options

- IPv4 via CEF
- IPv6 via CEF
- MPLS via CEF
- L3VPN

Full hashing in Strict Flow-based platforms.

Maximum performance with flow diversity.

- Tunnels
  - GRE
  - IPSEC
  - SD-WAN

If router is the tunnel source or destination, full hashing in strict flow-based platforms.

If router is a transit router for the tunnel, elephant flows could be a concern with small number of tunnels (outermost header hashing).

Maximum performance with multiple tunnels and flow diversity in the tunnel.

BRKENT-2653



#### L2 forwarding options

- With L3 underlay:
  - OTV
  - L2VPN
  - L2TP
  - EVPN ——

EVPN L3 gateway

Cross-leaf VLAN over L2 VNI

- VxLAN
- Native L2 forwarding
  - L2 bridging
  - L2 port connect
  - L2 switching on C8300 platforms with switch modules



#CiscoLive

#### L2 forwarding options - strict hashing behavior

 With L3 underlay: Ingress L2 side traffic uses L2 for hashing. Incoming remote OTV OTV traffic hashed against remote OTV overlay IP address. 1 2VPN<sup>4</sup> Ingress L2 side traffic uses L2 for hashing. **Incoming remote**  L2TP traffic hashed against remote IP encapsulation source address. EVPN Ingress L3 addressing for hashing of VxLAN encapsulated traffic. VxLAN Native L2 forwarding L2 bridging -L2 addresses always used for hashing to data plane cores. L2 port connect L2 switching on C8300 platforms with switch modules Not part of the router dataplane.





#### The tuple classifications

	VRF ID	Src IP v4/v6	Dest IP v4/v6	Protocol	Src port	Dest port	SPI	GRE key	Dst MAC	Src MAC
Fragment	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$						
UDP / TCP	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$				
ESP	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$			$\bigcirc$			
GRE	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$				$\bigcirc$		
L2									$\bigcirc$	$\bigcirc$
Default	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$						

MPLS will generally be inspected for recognized payload encapsulation and MPLS tags.



#### Conclusion



#### Key takeaways

- Feature and functional compatibility across the portfolio
- Understand the forwarding mechanism for the platform before you dive into troubleshooting
  - When you suspect a bottleneck, use the sw-cio output to begin your troubleshooting process (except QFP platforms)
- C8500L requires a diversity of flows for maximum performance
  - Inner packet inspection is supported for GRE, IPSEC, and SDWAN tunnels
- IOS XE x86 platforms have flexibility for core allocation to suit your network needs



#### Fill out your session surveys!



Attendees who fill out a minimum of four session surveys and the overall event survey will get **Cisco Live-branded socks** (while supplies last)!



Attendees will also earn 100 points in the **Cisco Live Challenge** for every survey completed.



These points help you get on the leaderboard and increase your chances of winning daily and grand prizes



# Continue your education

- Visit the Cisco Showcase for related demos
- Book your one-on-one Meet the Engineer meeting
- Attend the interactive education with DevNet, Capture the Flag, and Walk-in Labs
- Visit the On-Demand Library for more sessions at www.CiscoLive.com/on-demand



#### Thank you





## Cisco Live Challenge


Gamify your Cisco Live experience! Get points for attending this session!

#### How:

- Open the Cisco Events App.
- 2 Click on 'Cisco Live Challenge' in the side menu.
- 3 Click on View Your Badges at the top.
- A Click the + at the bottom of the screen and scan the QR code:







## Let's go cisco live! #CiscoLive