

Maintenance Guide for S19J Pro Aluminum-backed Hashboards

※The copyright of this article belongs to BITMAIN. Without the permission of the copyright holder, no unit or individual is allowed to reproduce, excerpt or use this work in any other way. Before reproduction or quotation, please contact BITMAIN's training center (AMTC).

I. Preparation Requirements for Maintenance Platform /Tools /Equipment

1. Requirements for platform

Anti-static maintenance workbench (grounded) is required and maintenance personnel shall wear anti-static bracelets.

2. Requirements for equipment

Constant temperature soldering iron (350°C-380°C/662°F-716°F), pointed soldering iron for welding SMD resistors and capacitors and other small patches; heat gun, heating table (350°C-400°C), BGA reworking table for chip/BGA disassembly welding; multimeter (Fluke recommended) with soldered steel pins and heat shrinkable sleeves to facilitate measurement; oscilloscope (Agilent recommended), network cable (requirements: stable Internet networking).

3. Requirements for test tools

APW12 power supply (AP12_12V-15V_V1.2 and power adapter cable) is used to build the test platform: the positive and negative of power supply is connected with the power supply and hashboard through thick copper wire, and it is recommended to use 4AWG, the copper wire less than 60cm in length (only limited to PT1 and maintenance test), which can be used to supply power for the hashboard. V2.2010 control board test fixture (Model ZJ0001000001) is used, and the positive and negative of its power supply need to be installed with the discharge resistor. It is recommended to use the 20 ohms cement resistor more than 100W.

4. Requirements for maintenance auxiliary materials/tools

SENJU solder paste M705, flux, hashboard cleaner, anhydrous alcohol, thermal conductivity gel, implant ball stencil (6*6 chip size), suction solder wire, tin ball (recommended diameter 0.4mm).

Board cleaner is used to clean up flux residues after maintenance; thermal conductive gel (specification: FujipolySPG-30B) is used to apply on the chip surface after maintenance. When replacing a new chip, the chip pins should be tinned and then soldered to the hashboard, and the chip surface is evenly coated with thermal conductive gel before installing a large heat sink.

1) Scanner (purchase link: <https://item.jd.com/11829261868.html>)

2) Adapter board RS232/TTL 3.3V

(Link for procurement: <https://detail.tmall.com/item.htm?spm=a230r.1.14.6.751533f7AP9fR8&id=583960428696>)

Homemade short-circuit probe (large-headed needle wiring is used for soldering, and it is required to heat shrink sleeve to prevent the probe and small heat sink short circuit).

5. Requirements for spare materials for common maintenance: 0402 resistors (0R, 33R, 51R, 10K, 4.7K), 0402 capacitors (0.1uf, 1uf)

II. Operational Requirements

1. Maintenance personnel must have certain electronic knowledge, more than one year of maintenance experience, skilled in BGA / QFN / LGA package welding technology.
2. After repairing, the hashboard must be tested more than two times for OK before qualification.
3. When replacing the chip, pay attention to the operating practices, and ensure the PCB board without obvious deformation after replacing

accessories, check the replacement parts and the surrounding area for missing of parts, open circuit or short circuit.

4. To test the replaced chip, test the chip first, and then perform the functional test (PT2). Ensure that the small heatsink soldering is OK and large thermal installation in place (each thermal adhesive must be applied evenly after the installation of a large heatsink), and the cooling fan is at full speed. To use chassis for cooling, it is required to put 2 pieces of hashboard at the same time to form a duct, which is also required (and important) for the single-sided test of production.
5. To power on hash board, put the negative and positive copper wire in place in sequence, and finally insert the signal cable. Removal must be performed in the reverse order, i.e. removing the signal cable, followed by the positive and negative copper wire of power supply. Failure to follow this order may cause U1 and U2 damage (failure to find the chip in complete). Before pattern test, the repaired hash board must be cooled down before testing, otherwise it will lead to test PNG.
6. Confirm the miner needs to be repaired, the corresponding test software parameters and test fixture.
7. Check the tools and fixture whether they can work properly.
8. Fans are used for cooling purpose when measuring signals, so it is required to keep 4 fans running at full speed.
9. Replace the new chip to clean the pins and apply solder paste to ensure that the chip is coated with tin before soldering.

III. Fixture Setup and Precautions

1. Fixture model: ZJ0001000001.

2. For the first time to use S19JPRO series, complete FPGA update for the fixture control board with test fixture SD card swiping program, unzip and copy to SD card, insert the memory card into fixture card slot. Power on for about 1 minute and wait for the control board indicator to double flash 3 times after the update is completed (failure to update may cause the reporting of a bad chip during test).



Fig. 3-1

3. Setup of SD card without heat sink: repair using REPAIR's program, the following screenshot illustrates that this program does not need to scan the code. During measurements, heat dissipation is required for PCBA, in order to prevent the test, measurement process board overheating.



Fig. 3-2

4. Setup of SD card without heatsink: The double-sided heatsink 8 x Pattern test requires the setup of SD cards, as indicated below. Change the file name config.ini-BHB42631-PT2 to config.ini. PT2 test can be conducted without inserting the code scanner, only inserting the network cables. For heat dissipation, please refer to the setup of heat dissipation tool (Essentials: the board is inserted into the chassis, lock screw for power supply, fans need to be at full speed with ambient temperature less than 30 °C).

名称	修改日期	类型	大小
BM1362-pattern	2021/9/1 9:09	文件夹	
Config	2021/9/1 9:09	文件夹	
Result		文件夹	
Config.ini	2021/11/2 9:29	配置设置	3 KB
Config.ini-BHB42631-PT1	2021/11/2 9:29	INI-BHB42631-P...	3 KB
Config.ini-BHB42631-PT2	2021/11/2 9:30	INI-BHB42631-P...	3 KB
devicetree.dtb	2021/8/7 15:18	DTB 文件	11 KB
single_board_test	2021/12/12 17:43	文件	220 KB
submit_result	2021/8/7 15:18	文件	30 KB
ulmage	2021/8/7 15:18	文件	4,266 KB
uramdisk.image.gz	2021/8/7 15:18	GZ 压缩文件	10,258 KB

Fig. 3-3

IV. Principle and Structure of Hashboard

1. Working structure of S19JPRO hashboard

The hashboard consists of 126 BM1362 chips, divided into 42 groups (domains), each comprising 3 ICs. The BM1362 chips used in the S19JPro hashboard operate at 0.32V. The 42nd, 40th, 38th and 36th groups (4 groups in total) are powered by the 20V output from the boost circuit U238 to the LDO (U308U305U306U307), so that the LDO of these 4 domains outputs 1.2V and 0.8V. The remaining domain LDO's are powered by VDD15V input, making them output 1.2V and 0.8V.

(PT2 test, we can view on the back-end log page and start counting from asic0, as shown in Figure 4-1)




Fig. 4-1

(The voltage domain in the test log is counted from 0, i.e. domain0, as shown in Figure 4-2)




Fig. 4-2

2. Boost circuit of S19JPRO hashboard:

Boost the power supply from 15V to 20V, as shown in Figure 4-3 and 4-4.



Fig. 4-3




Fig. 4-4

3. Signal direction of S19JPRO chip.

- 1) CLK (XIN) signal flow: generated by the Y125M crystal, transmitted from chip 01 to 126; voltage is about 0.5V-0.6V.
- 2) RST signal flow: from the IO port pin 3, and then transmitted from chip 01 to 126.
- 3) CI signal flow: from IO port pin 7, and then transmitted from chip 01 to 126.
- 4) RX (RI, RX) signal flow: from chip 126 to 01, and then return to pin 8 of IO port via U2.
- 5) BO (BI, BO) signal flow, transmitted from chip #01 to chip #126.




Fig. 4-5

4. Architecture of the complete machine:

The machine is mainly composed of 3 hashboards, 1 control board, APW121215 power supply and 4 cooling fans, as shown in Figure 4-6.




Fig. 4-6

V. Common failures of hashboard and troubleshooting steps

1. Issue: single board test reports “ASIC=0” error (PT1/PT2 mode)

Step 1: troubleshoot the power output

Step 2: check the voltage output of voltage domain

Each voltage domain has the voltage of about 0.32V, and 15V power supply generally has domain voltage. Priority should be given to the measurement of power terminal output of hashboard

Step 3: check the output of boost circuit

In test figure, C29 can measure the voltage of 19-20V.



Fig. 5-1




Fig. 5-2

Step 4: Check each group of LDO1.2V or PLL0.8V output




Fig. 5-3




Fig. 5-4




Fig. 5-5

Step 5: Check the signal output of chip (CLK/CI/RI/BO/RST)

Refer to the described voltage value range based on the signal direction, and if a large deviation occurs to the voltage value during measurement, compare with the adjacent group of measured values to make a determination.




Fig. 5-6

2. Issue: single board test reveals incomplete chip (PT1/PT2 mode)

a) When ASICNG = (0) is displayed: measure the total voltage of the domain and boost circuit 20V, and then use the shorting probe to short the RX test point and 1V2 test point in the middle of the first and second chip. Run to find the chip program, view the serial port log. If 0 chip is found, it may relate to one of the following cases:

- a-1) Check whether the 1V and 0V8 test points are 1.2V and 0.8V by using a multimeter to measure the voltage. if not, it can be determined that the domain of 1.2V, 0.8V LDO circuit has abnormalities, or the two ASIC chips in the domain are not soldered, or the problem is caused by the short-circuited 0.8V and 1.2V chip filter capacitor, or the LDO circuit in the domain suffers from IC insufficient /false solder /material damage.
- a-2) Detect whether the circuit of U2 is abnormal, such as insufficient soldering of resistor.
- a-3) Detect if the first chip has pins that are not soldered (there are cases where the pins have tin from the side during the repair, but after removing the chip, the pins are found to be untinned).

b) If you can find a chip in step a), it means that the first chip and the previous circuit are good, in a similar way, check the chips behind. For example, short circuit the 1V2 and RX test points between the 23rd and 24th chip. If the log can find 23 chips, the first 23 chips are good. If you still find 0 chips, you need to first check whether the 1V2 is normal, if it is normal, the chips following 38# chip have problems.

Continue to use the dichotomous method to check until we find a problematic chip. Suppose the Nth chip has a problem, then when the 1V2 and RX between the N-1th and the Nth chip are short circuited, we can find N-1 chip, but we cannot find all the chips if the 1V2 and RX between the N and the N+1 chip are short circuited.

c) When ASIC = 125 is displayed: that is, 125 chips can be found, indicating that the hashboard can detect 126 chips at 115200 baud rate, but only 125 chips are found at 12M baud rate, and one chip is not found at 12M baud rate.

Repair method: use the dichotomous method, short the probe, and short circuit 1.2V/RX.

Example: short circuit the 1V2 test points and RX test points between the 46th and 47th pin, if the log shows reading 46 chips, the first 46 chips have no problem; if the signal points between the 47th and 48th chip are short circuited, log still shows reading 46 chips, and the 47th chip cannot be detected. The appearance inspection is OK, and generally it is only required to replace the 47th chip;

```

Single_Board_PT1_New_Test : Set chain inactive
Single_Board_PT1_New_Test : Set asic address
set_uart_relay : address_interval = 2, voltage_Domain = 42
Single_Board_PT1_New_Test : Set chain baud as 12000000
get_register_value : asic_name: 0x1362
get_register_value : asic_name: 0x1362
Single_Board_PT1_New_Test : Second: Find 125 ASIC
Single_Board_PT1_New_Test : The MIN ASIC number is 125
[01] 0 [02] 0 [03] 0 [04] 0 [05] 0 [06] 0 [07] 0 [08] 0
[09] 0 [10] 0 [11] 0 [12] 0 [13] 0 [14] 0 [15] 0 [16] 0
[17] 0 [18] 0 [19] 0 [20] 0 [21] 0 [22] 0 [23] 0 [24] 0
[25] 0 [26] 0 [27] 0 [28] 0 [29] 0 [30] 0 [31] 0 [32] 0
[33] 0 [34] 0 [35] X [36] 0 [37] 0 [38] 0 [39] 0 [40] 0
[41] 0 [42] 0 [43] 0 [44] 0 [45] 0 [46] 0 [47] 0 [48] 0
[49] 0 [50] 0 [51] 0 [52] 0 [53] 0 [54] 0 [55] 0 [56] 0
[57] 0 [58] 0 [59] 0 [60] 0 [61] 0 [62] 0 [63] 0 [64] 0
[65] 0 [66] 0 [67] 0 [68] 0 [69] 0 [70] 0 [71] 0 [72] 0
[73] 0 [74] 0 [75] 0 [76] 0 [77] 0 [78] 0 [79] 0 [80] 0
[81] 0 [82] 0 [83] 0 [84] 0 [85] 0 [86] 0 [87] 0 [88] 0
[89] 0 [90] 0 [91] 0 [92] 0 [93] 0 [94] 0 [95] 0 [96] 0
[97] 0 [98] 0 [99] 0 [100] 0 [101] 0 [102] 0 [103] 0 [104] 0
[105] 0 [106] 0 [107] 0 [108] 0 [109] 0 [110] 0 [111] 0 [112] 0
[113] 0 [114] 0 [115] 0 [116] 0 [117] 0 [118] 0 [119] 0 [120] 0
[121] 0 [122] 0 [123] 0 [124] 0 [125] 0 [126] 0
_power_down : sleep 10 seconds then power down
_power_down : reset low
_power_down : drive mos low
_power_down : APW off
_power_down : sleep 0 seconds then slow down FAN
PT1_display_result_on_LCD : ASIC: NG
PT1_display_result_on_LCD : ASIC NG ID: 35
PT1_display_result_on_LCD : EEPROM: OK
PT1_display_result_on_LCD : PIC sensor: OK

```

Fig. 5-7

d) When ASICNG is displayed: (constantly reporting the chip with a fixed number), there are two cases as follows:

(d-1) The first case: (usually the value of the reported chip does not change during each test), in such a situation repair can be conducted according to the normal maintenance method of measuring the signal voltage. (There may also be a resistor near the chip).




Fig. 5-8

(d-2) Second case: test time is about twice as long as the good board (there will be a change in the value of X per test, sometimes X = 0);

Usually log shows the following information (where the red number is not necessarily 13, depending on which fixture is connected to the line).

During the test, assuming that the domain voltage of all the domains in front of the abnormal position is almost all less than 0.32V, while the domain voltage of the rear domain is almost all higher than 0.32V, this case is caused by the unsoldered chip, usually 1.2V, 0.8V, RXT and CLK are not well soldered. It is recommended to measure the domain voltage directly to locate in which domain the problem is. In section a), 1V8 and RO short circuit is used in the same way to locate the abnormality.

```

BM1398_check_register : receive register value from chain: 13, but not gChain: 0
BM1398_check_register : gHashboard_received_crc_error_work = 80
BM1398_check_register : receive register value from chain: 13, but not gChain: 0
BM1398_receive_function : Test_Method error
BM1398_check_register : receive register value from chain: 13, but not gChain: 0
BM1398_receive_function : Test_Method error
BM1398_check_register : receive register value from chain: 13, but not gChain: 0
BM1398_check_register : receive register value from chain: 13, but not gChain: 0
BM1398_check_register : receive register value from chain: 13, but not gChain: 0
BM1398_check_register : receive register value from chain: 13, but not gChain: 0
BM1398_check_register : receive register value from chain: 13, but not gChain: 0
BM1398_check_register : receive register value from chain: 13, but not gChain: 0
BM1398_check_register : receive register value from chain: 13, but not gChain: 0
BM1398_check_register : receive register value from chain: 13, but not gChain: 0
BM1398_check_register : receive register value from chain: 13, but not gChain: 0
BM1398_check_register : receive register value from chain: 13, but not gChain: 0
pic_heart_beat_func : pic_heart_beat_func_stop
BM1398

```

Fig. 5-9

3. Issue: single board test reports “Pattern NG” error, that is, nonce data is incomplete (PT2 mode)

Pattern NG is caused by the characteristics of the chip and other chips with large differences. The chips with breakage usually should only be

replaced.

According to the log information, the replacement rules are as follows:

1. Check the quality of thermal conductive gel printing.
2. If the chip is free from damage in appearance, replace the chip with the lowest response rate in each domain.
3. Exchange the one with higher response rate with the one with the lower response rate, see whether it follows the chip, if yes, replace the chip, if not, measure whether the domain voltage is lower than the normal value, and whether the chip pad pins have the same resistance value as normal one, if not, check whether the small resistance value is on the high side, if yes, replace it.

PS: please note that domain and asic number start from 0.

```

Voltage domain [26] : asic[078] = 4112, asic[079] = 4106, asic[080] = 4110, : domain nonce number : 12328
Voltage domain [27] : asic[081] = 4112, asic[082] = 4112, asic[083] = 4111, : domain nonce number : 12335
Voltage domain [28] : asic[084] = 4112, asic[085] = 4112, asic[086] = 4110, : domain nonce number : 12334
Voltage domain [29] : asic[087] = 4112, asic[088] = 4112, asic[089] = 4112, : domain nonce number : 12336
Voltage domain [30] : asic[090] = 4107, asic[091] = 4112, asic[092] = 4112, : domain nonce number : 12331
Voltage domain [31] : asic[093] = 4112, asic[094] = 4112, asic[095] = 4112, : domain nonce number : 12336
Voltage domain [32] : asic[096] = 4112, asic[097] = 4112, asic[098] = 4112, : domain nonce number : 12336
Voltage domain [33] : asic[099] = 4112, asic[100] = 4112, asic[101] = 4111, : domain nonce number : 12335
Voltage domain [34] : asic[102] = 4112, asic[103] = 4112, asic[104] = 4112, : domain nonce number : 12336
Voltage domain [35] : asic[105] = 4112, asic[106] = 4110, asic[107] = 4106, : domain nonce number : 12328
Voltage domain [36] : asic[108] = 4107, asic[109] = 4112, asic[110] = 4112, : domain nonce number : 12331
Voltage domain [37] : asic[111] = 3879, asic[112] = 4112, asic[113] = 4112, : domain nonce number : 12336
Voltage domain [38] : asic[114] = 4112, asic[115] = 4112, asic[116] = 3990, : domain nonce number : 11520
Voltage domain [39] : asic[117] = 4112, asic[118] = 4112, asic[119] = 4112, : domain nonce number : 12336
Voltage domain [40] : asic[120] = 4112, asic[121] = 4112, asic[122] = 4106, : domain nonce number : 12330
Voltage domain [41] : asic[123] = 4112, asic[124] = 4112, asic[125] = 4112, : domain nonce number : 12336

-----
get_result : bad asic list:

get_result : gPattern_test_counter = 3
get_result : valid nonce number = 515271, lost nonce number = 2841
get_result : nonce_rate = 99.451663 %
get_result : ASIC NG
get_result : NONCE RATE NG
get_result : EEPROM OK
get_result : PIC sensor OK
get_result : result = 0x0000000c

```

Fig. 5-10

4. Issue: B_AXPCS (X chips reply insufficient)

Repair method: Swap and replace these chips with those with high response in other domains to see if they are effective. If they are ineffective, replace these chips; For example, asic116 (the 117th one) in the following figure.

```

Voltage domain [32] : asic[096] = 4112, asic[097] = 4112, asic[098] = 4111, : domain nonce number : 12335
Voltage domain [33] : asic[099] = 4112, asic[100] = 4112, asic[101] = 4112, : domain nonce number : 12336
Voltage domain [34] : asic[102] = 4109, asic[103] = 4112, asic[104] = 4112, : domain nonce number : 12333
Voltage domain [35] : asic[106] = 4112, asic[107] = 4110, asic[108] = 4110, : domain nonce number : 12332
Voltage domain [36] : asic[108] = 4107, asic[109] = 4112, asic[110] = 4112, : domain nonce number : 12331
Voltage domain [37] : asic[111] = 4112, asic[112] = 4112, asic[113] = 4112, : domain nonce number : 12336
Voltage domain [38] : asic[114] = 4112, asic[115] = 4112, !!! asic[116] = 1294, : domain nonce number : 9518
Voltage domain [39] : asic[117] = 4112, asic[118] = 4112, asic[119] = 4112, : domain nonce number : 12336
Voltage domain [40] : asic[120] = 4112, asic[121] = 4112, asic[122] = 4105, : domain nonce number : 12329
Voltage domain [41] : asic[123] = 4112, asic[124] = 4111, asic[125] = 4112, : domain nonce number : 12336

-----
get_result : bad asic list:
asic[116]

get_result : gPattern_test_counter = 1
get_result : valid nonce number = 515018, lost nonce number = 3094
get_result : nonce_rate = 99.402832 %
get_result : ASIC NG
get_result : NONCE RATE NG
get_result : EEPROM OK
get_result : PIC sensor OK

```

Fig. 5-11

5. Issue: chip test is OK, serial port does not stop (long -time operation) during PT2 function test

Repair method: In PT2 test, look at the serial port print log, if the serial port begins to run for a long time, use the short-circuit probe to short-circuit RX & 1.2V from the first chip. If the serial port stops running for a long time after the short circuit, it means that the first chip is OK. Use this method to find the chip that still has a long run fault after a short circuit. It is usually caused by a broken chip. Replace it;

Requirements for PT2 test environment: PT2 test environment should be at 20 to 30 degrees. When the ambient temperature exceeds 35 degrees, the software will stop testing. Heat dissipation is required for measurement. The following heat dissipation platforms can be used for PT1 measurement and run DEBUG firmware.




Fig. 5-12

Power supply requirements for PT2 test: under a 1500-watt load (test a board), the actual voltage output by PT2 test fixture cannot be lower than the 0.03V set by the configuration file. (For example, the configuration file requires a trial run of 15V, then when the power supply is loaded with 1500 watts, the output voltage cannot be lower than 14.97V)

5. Chip address error (PT2)

Repair method: replace the chip with error reporting

```

do_core_reset : ccdly pwth 0 1
PT2_show_status_func : time = 65
PT2_show_status_func : gValid_Nonce_Num = 0
set_pattern_test_voltage_by_step : pre_voltage = 1500, target_voltage = 1380, step_num = 5
set_pattern_test_voltage_by_step : pre_N = 9, target_N = 104, N_gap = 95, step_length = 19
set_pattern_test_voltage_by_step : setting_N = 28
set_pattern_test_voltage_by_step : setting_N = 47
PT2_show_status_func : time = 70
PT2_show_status_func : gValid_Nonce_Num = 0
BTC_check_register : BTC_check_register: reg_value_buf buffer is full!
BTC_check_register : Find dummy data
BTC_check_register : reg_value = 0x079b57f5, which_asic = 92, reg_address = 0x00000040
BTC_check_register : reg_value = 0x00004000, which_asic = 92, reg_address = 0x00000040
BTC_check_register : reg_value = 0x00000000, which_asic = 92, reg_address = 0x00000040
BTC_check_register : reg_value = 0x01220860, which_asic = 92, reg_address = 0x00000040
BTC_check_register : reg_value = 0x00004020, which_asic = 92, reg_address = 0x00000040
BTC_check_register : reg_value = 0x04a03184, which_asic = 92, reg_address = 0x00000040
BTC_check_register : reg_value = 0x0d00b70d, which_asic = 92, reg_address = 0x00000040
BTC_check_register : reg_value = 0x00003243, which_asic = 92, reg_address = 0x00000040
BTC_check_register : reg_value = 0x19c3a2b4, which_asic = 92, reg_address = 0x00000040
BTC_check_register : reg_value = 0x1fa40362, which_asic = 92, reg_address = 0x00000040
set pattern test voltage by step : setting_N = 66
    
```

Fig. 5-13

6. LEVEL100+; individual chips cannot meet the test criteria

Repair method: repair according to the log RESULT.

level107 - 记事本

```

文件(F) 编辑(E) 格式(O) 查看(V) 帮助(H)
Voltage domain [41]: asic[123] = 4112, asic[124] = 4112, asic[125] = 4112, : domain nonce number : 12336
get_result : bad asic list:
asic[041]

get_result : gPattern_test_counter = 3
get_result : valid nonce number = 515917, lost nonce number = 2195
get_result : nonce_rate = 99.576346 %
get_result : ASIC NG
get_result : NONCE RATE OK
get_result : EEPROM OK
get_result : PIC sensor OK
get_result : result = 0x0000000e
get_result : test level: 15

```

level107 - 记事本

```

文件(F) 编辑(E) 格式(O) 查看(V) 帮助(H)
do_PT2_summary_work : Write EEPROM ok

prepare_MES_system_submit_information : content: {"id": 0, "jsonrpc": "2.0", "method": "fixture"
"msg": "ng", "values": [0, 0]}], "pattern": {"nonce_rate": 0, "code": "0", "msg": "ng", "asic_numb
prepare_MES_system_submit_information : software_commit_id: f87a6c29740f2572ad93901ee
prepare_MES_system_submit_information : miner_type: S19j_Pro
prepare_MES_system_submit_information : board_name: BHB42601
prepare_MES_system_submit_information : sn: TWFDYN3BAAJCY9PE
prepare_MES_system_submit_information : order_id: TWFD20211101001-ZB
prepare_MES_system_submit_information : hardware_version: 130
prepare_MES_system_submit_information : bom_version: 10
prepare_MES_system_submit_information : chip_technology: AC
prepare_MES_system_submit_information : ft_version: F1V05B2C1
prepare_MES_system_submit_information : bin: 2
prepare_MES_system_submit_information : rule_version: 1
prepare_MES_system_submit_information : rule_level: 107
prepare_MES_system_submit_information : LOOSE_STANDARD: ASIC_OK, fail
prepare_MES_system_submit_information : set result as true
prepare_MES_system_submit_information : test_result: 0x0000000e
prepare_MES_system_submit_information : result: true
prepare_MES_system_submit_information : name in sensors[0]: PIC
prepare_MES_system_submit_information : sensors[0]->datas[0]->id: 0
prepare_MES_system_submit_information : sensors[0]->datas[0]->type: CT75
prepare_MES_system_submit_information : sensors[0]->datas[0]->code: 0

```

Fig. 5-14

Fig. 5-15

VI. Common Issue of the Control Board and Troubleshooting Steps

1. The whole machine does not run

- Check whether the voltage of several voltage output points are normal. In case of 3.3V short circuit, first disconnect U8, and if short circuit still exists, unplug CPU and then measure again. Other voltage abnormalities generally replace the corresponding voltage IC.
- The voltage is normal, please check the welding condition of DDR/CPU.
- Try to update the flash program with SD card.

If the machine needs to start normally, the following two steps are required.

- After the card swiping is successful, the green LED indicator is always on, and power off and restart.
- Wait for 30s after re-powering (time of opening OTP).
- OTP (OneTimeProgramable) is a memory type of MCU, which means one-time programmable. The program will not be changed and cleared again after burning IC.

Cautions:

-Sudden power failure or the time less than 30s during the process of opening OTP will cause the control board fail to enable OTP function and the control board will not start (not networked). It is required to replace U1 (main control ICFBGA of control board). The replaced U1 cannot be used in ANTMINER19 series miners.

-For the control board that has enabled the OTP function, U1 cannot be used on other model series




Fig. 6-1

2. The whole machine cannot find the IP.

It is highly possible that the abnormal operation results in such failure to find the IP, and refer to point 1 to troubleshoot.

Check the appearance of the network port, network transformer T1 and CPU, and the welding condition.

3. The whole machine cannot be upgraded

Check the appearance of the network port, network transformer T1 and CPU, and the welding condition.

4. The whole machine fails to read the hashboard or has less chains

A. Check the wiring connection of lines.

B. Check the parts of the control board corresponding to chains.

C. Check the wave soldering quality of the pins and the resistance around the plug-in interface.



Fig. 6-2

VII. The Machine-level Failure

1. Initial test of the whole machine

1. Abnormal fan display: it is necessary to check whether the fan works normally, whether the connection with the control board is normal, and whether the control board has abnormalities.

2. Less chain: three hashboards are in total, but a hashboard is missing, which is mostly caused by the link failure between the hashboard and the control board. Check whether there is an open circuit in the line, if the connection is OK, the single board can be used for PT2 test to check whether it can pass the test. If yes, the failure possibly will lock the control board, if not, repair it using the method of repairing PT2.

3. Temperature abnormalities: The maximum PCB temperature set by our monitoring system cannot exceed 90 °C/194 °F. If it exceeds 90 °C, the machine will alarm and cannot work normally. Generally, it is caused by too high ambient temperature. In addition, abnormal fan operation will also cause abnormal temperature.

4. Fail to find all the chips: (The machine can operate, but the hash is 2/3 or 1/3 of the normal value) The number of chips is not enough. Please refer to PT2 for testing and maintenance.

5. No hash after running for a period of time, the mining pool connection is interrupted, and it is required to check the network.

```

net daemon.info avahi_daemon[812]: New relevant interface eth0. IPv4 for DNS.
net daemon.info avahi-daemon[812]: Registering new address record for 169.254.6.111 on eth0. IPv4.
net daemon.info avahi-autoipd(eth0)[21033]: Successfully claimed IP address 169.254.6.111
net local0.warn cgminer[9679]: Lost 1 shares due to no stratum share response from pool 0
net local0.warn cgminer[9679]: Lost 1 shares due to no stratum share response from pool 0
net local0.warn cgminer[9679]: Lost 1 shares due to no stratum share response from pool 0
net local0.warn cgminer[9679]: Lost 3 shares due to no stratum share response from pool 0
net local0.warn cgminer[9679]: Lost 2 shares due to no stratum share response from pool 0
net local0.warn cgminer[9679]: Lost 1 shares due to no stratum share response from pool 0
net local0.warn cgminer[9679]: Lost 3 shares due to no stratum share response from pool 0
net local0.warn cgminer[9679]: Lost 1 shares due to no stratum share response from pool 0
net local0.warn cgminer[9679]: Lost 1 shares due to no stratum share response from pool 0
net local0.warn cgminer[9679]: Lost 3 shares due to no stratum share response from pool 0
net local0.warn cgminer[9679]: Lost 2 shares due to no stratum share response from pool 0
net local0.warn cgminer[9679]: Lost 2 shares due to no stratum share response from pool 0
net local0.err bmmminer: WARN_NET_LOST: network connection lost
net local0.err bmmminer: will power off in 4 mins in case not resume
net local0.err bmmminer: network connection lost for 5 + 4 mins, power off...
net local0.err bmmminer: !!! REG_TYPE = 1. 1870921728
net local0.err bmmminer: read asic reg error: expect chain = 1, chip = 204, reg = 176, got chain =
net local0.err bmmminer: read asic reg error: expect chain = 1, chip = 204, reg = 176, got chain =
net local0.err bmmminer: set pwm = 62

```

Fig. 7-1

6. After the board is tested OK and assembled into a complete machine

Low hash occurs: as shown in the figure below, the first plate has no hash after running for about 3 minutes.

Specific analysis methods are as follows: First, perform a board PT2 test to see if the board has normal performance. If the test chip is not complete, the board needs to be repaired. If it is normal after the test, take out the board separately, use the test fixture to transport the master board program of Debug for mining, and adjust the fan wind speed to 95%. The voltage and frequency are adjusted to the working voltage and frequency of the whole machine, so that the machine can mine and check whether there is any hash loss. If any, reduce the frequency to 200M, and other conditions remain unchanged. Let the machine to mine to see if there is a hash loss and if the hash board can perform X. If X and hash rate drop still occur, remove the heatsink from the hash board to mine. In the event of hash loss, measure the domain voltage to see if it is normal, in general, the domain voltage will be abnormal in problematic domains. Measure the RI signal to see where the RI signal is interrupted. If the RI signal disappears, we can basically determine that the chip is short-circuited or damaged after continuous tin electrodeposits.



Fig. 7-2

VIII. Other Precautions

Flow Chart of Maintenance:




Fig. 8-1

● Routine inspection:

- 1) First, visually inspect the hashboard to see if there is PCB deformation or burning. If any, it must be handled first.
 - 2) Visually inspect whether there are obvious burning marks on parts, parts impact offset or missing parts.
 - 3) After visual inspection, the impedance of each voltage domain can be detected to check for short circuit or open circuit. If any, it must be handled first.
 - 4) Check whether the voltage of each domain is about 0.32V.
- After the routine detection is OK (for the general routine detection, short circuit detection is necessary to avoid burning the chip or other

materials due to short circuit when the power is on), the test fixture can be used for chip detection, and the judgment and locating can be made according to the test fixture detection results.

- According to the display results of test fixture, start from the vicinity of the faulty chip to detect the voltage at the chip test point (CO/NRST/RX/XIN/BI) and VDD0V8, VDD1V2, etc.
- According to the signal flow direction, except RX signal, it is transmitted in reverse (chip 126 to chip 1). Several signals CLKCOBORT are transmitted in forward direction (1-126), and abnormal fault points are found through power supply sequence.
- When locating the faulty chip, it is necessary to re-weld the chip. The method is to add flux around the chip (preferably no cleaning flux), heat each solder joint of the chip pin to the dissolved state, and make the chip pin and pad run in and accept tin, so as to achieve the effect of re-tinning. If the same fault still exists after re-soldering, the chip can be replaced directly.
- The repaired hashboard must pass the test more than twice before it can be judged as a good product. For the first time, after the parts are replaced, wait for the hashboard to cool down, use the test fixture to test, and then put it aside to cool down. For the second time, wait for the hashboard to cool down completely before testing.

