

Design of scaled-down version of 8085 microprocessor

(Self Project submission for resume verification)

Name: Aditya Ajay Wani

Roll No: 193079020


Github Repo: <https://github.com/25Aditya25/mini8085>

Introduction:

This implementation is a scaled-down version of the 8085 processor with 18 instructions based on the problem statement given as an assignment for the course EE739 Processor Design at IIT Bombay by Prof. Virendra Singh.

The GitHub repo also has the problem statement. The design was done on paper as mentioned in the problem statement. The work was done in march and april of 2020 in the pandemic. The grading of the assignment was supposed to happen when the term resumes but it didn't happen. So I am including this assignment as a self-project.


The Design details are as follows:




The register addresses are as below,

Register	address
B	000
C	001
D	010
E	011
A	111
H	100
L	101
memory	110


The level 1 flowchart of this instruction is shown below,




States S₁ can be merged with state S₂. The ^{merged} level 1 flowchart is as shown below,




2] MOV R_x, M 8 bit instruction.
move the contents of memory into register R_x



The level 1 flowchart for the "above instruction is shown below:-





Here we can merge states s_2 & s_3 to get the merged Level 1 flowchart as below




3] MOV M, Rx

8 bit instruction:



Merging states s_1 & s_3 we get level 1 merged flowchart as below,




4] MVI Rg, D08


2 bytes



The level 1 flowchart is as shown below,






Merging States S_2 & S_3 we get, Merged Level 1 flowchart -




5] LXI Rp/Sp, D16.


3 byte instruction:




The Register pair address are as below

Rp	address
Bc	00
DE	01
HL	10
SP	11







Merging States S3 & S4 we get the Level 1 merged flowchart which is as below







G] LDA D16 3 bytes :-

0	0	1	1	1	0	1	0								
---	---	---	---	---	---	---	---	--	--	--	--	--	--	--	--






D16 D8 D7 D6 D5 D4 D3 D2 D1 D0



Combining States S3 & S6 & S5 & S7 we get the Level 1 merged flowchart as follows.







$\Rightarrow STA \quad D16$




Combining States S_3, S_5 and $S_4 \& S_6$ we get the merged Level 1 flowchart as below.


3 bytes: 0011110110 [] DIS DS D# Do





8] ADG Rg : add with carry. 1 byte:-




OT



HKT




Combining S_1 & S_2 we get merged Level 1 flowchart





9] AC I DO,8



2 bytes:- 11100111110






OT




HKT




Combining States S_2 & S_3 we get merged Level 1 flowchart as below




10] SSB Rg : subtract Rg and borrow from Accumulator.



1 byte: 




merging S₁ & S₂ we get merged level 3 flowchart.




II] ANA Rg AND Accumulator with Rg




merging states. S₁ & S₂ we get merged LVL 1 flowchart







merge S₄ & S₅ & S₅ & S₂ we get merged level 1 flowchart.




14] Jc D16







1	1	0	1	1	0	1	0
DIS					D8	D7	D6

Here also no merging is possible.









15] CALL D16


3 bytes. 



16] C ≠ D16





The merged Level flow chart is as shown below.










call if zero flag is set.

3 bytes






The merged level 1 flowchart is as shown below:






17] RET: 1 Byte 1110011001

The merged level 1 flowchart is shown below




18] RZ: 1 Byte



Level 2 flowcharts:-

The templates of the level 2 flowchart is shown below:-



Access Type:-

- 1) DR: Data read
- 2) DW: Data write
- 3) IR: Instruction read
- 4) NA: No Access

Next State:-


- 1) BC: Branch conditionally
- 2) IB: Instruction Branch
- 3) SB: Sequence Branch
- 4) ST: State ID: Direct transfer

ALU & CC


- S: Set the CC
- N: Do not set the CC
- X: Don't care

The Level 2 flowcharts for all the instructions are as follows:



1] MOV Rg, Rg:-




3] MOV M, Rg





5] LXI RP/SP D16




2] MOV Rg, M




4] MVI Rg, D08






6] LDA D16




8] ADC Rg, SSB Rg, ANA Rg





7] STA DIG





12] crop Rg



13] Jmp D16



9] ACI DO 8



14] JC DIG

$iP \rightarrow ad \rightarrow ao$	DR
$iP \rightarrow alu2$	X-n
$+1 \rightarrow alu2$	
$edb \rightarrow di$	
$alu2 \rightarrow iP$	
JC1	JC2

$di \rightarrow a \rightarrow tAH$	DR
$iP \rightarrow ad \rightarrow ao$	X-n
$iP \rightarrow alu2$	
$+1 \rightarrow alu2$	
$edb \rightarrow di$	
$alu2 \rightarrow iP$	
JC2	bc

$di \rightarrow a \rightarrow tAL$	NA
	X-n
JC3	Jmp4

$iP \rightarrow ad \rightarrow ao$	IF
$iP \rightarrow alu2$	X-n
$+1 \rightarrow alu2$	
$alu2 \rightarrow iP$	
$edb \rightarrow irf$	
JC4	mrr2

16] CZ DIG

$iP \rightarrow ad \rightarrow ao$	DR
$iP \rightarrow alu2$	X-n
$+1 \rightarrow alu2$	
$alu2 \rightarrow iP$	
$edb \rightarrow di$	
CZ1	CZ2

$di \rightarrow a \rightarrow tAH$	DR
$iP \rightarrow ad \rightarrow ao$	X-n
$iP \rightarrow alu2$	
$+1 \rightarrow alu2$	
$alu2 \rightarrow iP$	
$edb \rightarrow di$	
CZ2	bc

$iP \rightarrow ad \rightarrow ao$	IF
$iP \rightarrow alu2$	X-n
$+1 \rightarrow alu2$	
$alu2 \rightarrow pp$	
$edb \rightarrow irf$	
CZ3	mrr2

$di \rightarrow a \rightarrow tAL$	DW
$SP \rightarrow ad \rightarrow ao$	X-n
$SP \rightarrow alu2$	
$+1 \rightarrow alu2$	
$alu2 \rightarrow SP$	
$iPL \rightarrow a \rightarrow do$	
CZ4	CL4

15] CALL DIG

$iP \rightarrow ad \rightarrow ao$	DR
$iP \rightarrow alu2$	X-n
$+1 \rightarrow alu2$	
$alu2 \rightarrow iP$	
$edb \rightarrow di$	
CL1	CL2

$di \rightarrow a \rightarrow tAH$	DR
$iP \rightarrow ad \rightarrow ao$	X-n
$iP \rightarrow alu2$	
$+1 \rightarrow alu2$	
$alu2 \rightarrow iP$	
$edb \rightarrow di$	
CL2	CL3

$di \rightarrow a \rightarrow tAL$	NA
$SP \rightarrow ad \rightarrow ao$	X-n
$SP \rightarrow alu2$	
$+1 \rightarrow alu2$	
$alu2 \rightarrow SP$	
$iPL \rightarrow a \rightarrow do$	
C13	C14

NA
DS
+632
N2 B4
-6

1

17] Ret

$SP \rightarrow ad \rightarrow ao$	DR
$SP \rightarrow alu2$	X-n
$-1 \rightarrow alu2$	
$alu2 \rightarrow SP$	
$edb \rightarrow di$	
RT1	RT2


$di \rightarrow a \rightarrow tAH$	DR
$SP \rightarrow ad \rightarrow ao$	X-n
$SP \rightarrow alu2$	
$-1 \rightarrow alu2$	
$alu2 \rightarrow SP$	
$edb \rightarrow di$	
RT2	RT3

$di \rightarrow a \rightarrow tAL$	NA
$SP \rightarrow ad \rightarrow ao$	X-n
$SP \rightarrow alu2$	

1

$SP \rightarrow ad \rightarrow ao$	DW
$SP \rightarrow alu2$	X-n
$+1 \rightarrow alu2$	
$alu2 \rightarrow SP$	
$iPL \rightarrow a \rightarrow do$	
RT3	Jmp5

18] RZ




Now we have 48 different states, so each of the states will have its own control word. So we will require 48 control words. no. of bits for control store addresses = 6.

The addresses have been given to the different states as below.




000000 - mrr1	011000 - cm3
000001 - mrr2	011001 - Jmp1
000010 - mrm1	011010 - Jmp2
000011 - mrm2	011011 - Jmp3
000100 - mmr1	011100 - Jmp4
000101 - mmr2	011101 - Jmp5
000110 - ml1	011110 - Jcl
000111 - ml2	011111 - Jc2
001000 - L12	100000 - Jc3
001001 - L13	100001 - Jc4
001010 - Ld1	100010 - c11
001011 - Ld2	100011 - c12
001100 - Ld3	100100 - c13
001101 - Ld4	100101 - c14
001110 - Adc1	100110 - c21
001111 - Adc2	100111 - c22
010000 - ST1	101000 - c23
010001 - ST2	101001 - c24
010010 - ST3	101010 - RT1
010011 - ST4	101011 - RT2
010100 - Ac11	101100 - RT3
010101 - Ac12	101101 - RZ1
010110 - cmp1	101110 - RZ2
010111 - cmp2	101111 - RZ3

Now we can further reduce the total number of control words by naming the same states as one and using sequence branch. This was done for the instructions MVI Rg, DO8, LXI Rp/Sp D16, LDA D16, STA D16, ACI DO8, JMP D16, JC D16, call D16 & CZ D16. The Level 2 flowchart for these instructions after adding sequence branches is as below.



4) MVI Rg, DO8







5) LXI Rp/Sp D16






6) LDA D16







7) STA D16








8) JC D16







9) STA D16



10) Jmp D16



11) ACI DO8



15 > call D16

$ip \rightarrow ad \rightarrow ao$	DR
$ip \rightarrow alu2$	x-n
$+1 \rightarrow alu2$	
$alu2 \rightarrow ip$	
$edb \rightarrow di$	
31	3.2

$di \rightarrow a \rightarrow tAH$	DR
$ip \rightarrow ad \rightarrow ao$	x-n
$ip \rightarrow alu2$	
$+1 \rightarrow alu2$	
$alu2 \rightarrow ip$	
$edb \rightarrow di$	
3.2	SB CL3

$di \rightarrow a \rightarrow tAL$	NA
$sp \rightarrow ad \rightarrow ao$	x-n
$SP \rightarrow alu2$	
$+1 \rightarrow alu2$	
$alu2 \rightarrow SP$	
$ip_L \rightarrow a \rightarrow do$	
CL3	CL4

$SP \rightarrow ad \rightarrow ao$	DW
$SP \rightarrow alu2$	x-n
$+1 \rightarrow alu2$	
$alu2 \rightarrow SP$	
$ip_H \rightarrow a \rightarrow do$	
CL4	Jmp4

16 > C2 D16

$ip \rightarrow ad \rightarrow ao$	DR
$ip \rightarrow alu2$	x-n
$+1 \rightarrow alu2$	
$alu2 \rightarrow ip$	
$edb \rightarrow di$	
2.1	4.2

$di \rightarrow a \rightarrow tAH$	DR
$ip \rightarrow ad \rightarrow ao$	x-n
$ip \rightarrow alu2$	
$+1 \rightarrow alu2$	
$alu2 \rightarrow ip$	
$edb \rightarrow di$	
4.2	bc

$di \rightarrow a \rightarrow tAL$	NA
$sp \rightarrow ad \rightarrow ao$	x-n
$SP \rightarrow alu2$	
$+1 \rightarrow alu2$	
$alu2 \rightarrow SP$	
$ip_L \rightarrow a \rightarrow do$	
CL3	CL4

$ip \rightarrow ad \rightarrow ao$	IF
$ip \rightarrow alu2$	x-n
$+1 \rightarrow alu2$	
$alu2 \rightarrow ip$	
$edb \rightarrow irf$	
cz3	mrz2

$di \rightarrow a \rightarrow tAL$	DW
$SP \rightarrow ad \rightarrow ao$	x-n
$SP \rightarrow alu2$	
$+1 \rightarrow alu2$	
$alu2 \rightarrow SP$	
$ip_L \rightarrow a \rightarrow do$	
cz4	CL4

The address Select field can now be of * types as follows

- 1) NA - Next address or direct branch
- 2) IB - Instruction branch
- 3) SB - BC - sequence branch with branching
- 4) NA-BC - Next address with Branching
- 5) SB - Sequence branch

So the address select field will require 3 bits. T_2, T_1, T_0

The address select field is as below.

- 1) NA - Next address
- 2) SB - Sequence branch
- 3) BC - Branch control with address taken from SB
- 4) IB - Instruction Branch.

Now let us list all the tasks that need to be done to different components.

1) IP

$$IP \rightarrow ad$$

$$IP \rightarrow alu_2$$

$$alu_2 \rightarrow IP$$

$$ad \rightarrow IP$$

The first 3 tasks always occur together so we have in total 3 tasks (including none)

b	0	1
0	none	IP $\rightarrow ad$ IP $\rightarrow alu_2$ alu_2 $\rightarrow IP$
1	ad $\rightarrow IP$	X

Not included

$$\therefore IP \rightarrow ad$$

$$IP \rightarrow alu_2 \Rightarrow a$$

$$alu_2 \rightarrow IP$$

$$ad \rightarrow IP \Rightarrow b$$

2) AO

$$ad \rightarrow ao$$

none

$$\therefore ad \rightarrow ao \Rightarrow a$$

3) edb

$$edb \rightarrow prf$$

$$edb \rightarrow di$$

none

b	0	1
0	none	edb $\rightarrow prf$
1	edb $\rightarrow di$	X

$$edb \rightarrow prf \Rightarrow a$$

$$edb \rightarrow di \Rightarrow b$$

4) irF

$$irF \rightarrow ire$$

none

$$\therefore irF \rightarrow ire \Rightarrow a$$

5) HL

$$HL \rightarrow ad$$

none

$$HL \rightarrow ad \Rightarrow a$$

6) di

$$di \rightarrow a$$

none

$$\therefore di \rightarrow a \Rightarrow a$$

7) ta

$$ta \rightarrow ad$$

none

$$\therefore ta \rightarrow ad \Rightarrow a$$

8) taH

$$a \rightarrow taH$$

none

$$\therefore a \rightarrow taH \Rightarrow a$$

9) tar

$$a \rightarrow tar$$

none

$$\therefore a \rightarrow tar \Rightarrow a$$

10) A

$$A \rightarrow a$$

none

$$\therefore A \rightarrow a = a$$

(1) (2)

11) t1

$$a \rightarrow t1$$

$$t1 \rightarrow a$$

none

12) do

$$a \rightarrow do$$

none

$$\therefore a \rightarrow do \Rightarrow a$$

(1) (2)

13) iPH

$$iPH \rightarrow a$$

$$a \rightarrow iPH$$

none.

(1) (2)

14) iPL

$$iPL \rightarrow a$$

$$a \rightarrow iPL$$

none

15) Non Specific Reg

$$Ry \rightarrow a; a \rightarrow Rx$$

$$a \rightarrow Rx$$

$$Rx \rightarrow a.$$

none

16) Register pair

$$a \rightarrow RPH \Rightarrow a$$

$$a \rightarrow RPL \Rightarrow b$$

(1) (2)

17) ALU

$$a \rightarrow alu; alu \rightarrow A$$

none.

18) alu2

$$SP \rightarrow ad; SP \rightarrow alu_2; +1 \rightarrow alu_2; alu_2 \rightarrow SP \Rightarrow ab \Rightarrow ab$$

$$SP \rightarrow ad; SP \rightarrow alu_2; -1 \rightarrow alu_2; alu_2 \rightarrow SP \Rightarrow \bar{ab} \Rightarrow \bar{ab}$$

$$IP \rightarrow ad, IP \rightarrow alu_2, +1 \rightarrow alu_2, alu_2 \rightarrow ip \Rightarrow \bar{ab} \Rightarrow \bar{ab}$$


none $\Rightarrow ab$

The above combination is better than the combination 1. So we don't need the control word bits for IP separately.


The connections of the different components to their peripherals
shown below.

8) tAH


9) do




10) edb




11) irF




12) HL




13) di




14) tA




15) taH




16) tal




17) A




18) t1




19) do




20) iPH




21) iPL







22) AIU




18) ALU2



ISI Non Specific Reg & Reg Pair.




The block diagram of the microcontroller is shown below,



The TY field is of 3 bits:- the assignment is as shown below

- 000 - IB
- 001 - SB
- 010 - SB-BC
- 011 - NA
- 100 - NA-BC

The Next State control block is as shown below:-



Let us find how many total instructions can be made.

Instruction	Combination
1> MOV Rg, Rg	49
2> MOV Rg, M	7
3> MOV M, Rg	7
4> MVI Rg, D08	7
5> LXI SP/Rp	4
6> LDA DIG	1
7> STA DIG	1
8> ADC Rg	7
9> ACI D08	1
10> SSB Rg	7
11> ANA Rg	7

Instruction	Combination
12> CMP Rg	7
13> JMP DIG	1
14> JC DIG	1
15> CALL DIG	1
16> CZ DIG	1
17> RET	1
18> RZ	1


∴ Total number of unique instructions = 111

So we can represent all the instructions using 7 bits.

The assignment of the bits to the instructions is as shown below:-

1> Mov Rg,Rg :-	0	Rx	Ry	0000
2> mov Rg,M	0	Rx	1 1 0	
3> mov M,Rg	0	1 1 0	Rx	
4> MVI Rg,D08	1 0 0 0	Rx		
5> LXI Sp/Rp	1 1 0 1 0	Rp		
6> LDA D16	1 1 0 1 1 0 0			
7> STA D16	1 1 0 1 1 0 1			
8> ADC Rg	1 0 0 1	Rg		
9> ACI D08	1 1 0 1 1 1 0			
10> SSB Rg	1 0 1 0	Rg		
11> ANA Rg	1 0 1 1	Rg		
12> CMP Rg	1 1 0 0	Rg		
13> Jmp D16	1 1 0 1 1 1 0			
14> JC D16	1 1 0 1 1 1 1			
15> Call D16	1 1 1 0 0 0 0 0			
16> CZ D16	1 1 1 0 0 0 0 1			
17> Ret	1 1 1 0 0 1 0			
18> RZ	1 1 1 0 0 1 1			

*The data path is as shown below:-



The control store signals were written in a spreadsheet as there were so many of them.
They can be found here: [8085 control store](#)