DMA-controlled Accelerator for FFT (Lab 4)

Chester Sungchung Park (박성정)

SoC Design Lab, Konkuk University

Webpage: http://soclab.konkuk.ac.kr



Outline

□ Objectives

☐ Lab 4: DMA-controlled accelerator


Objectives

- ☐ After completing this lab, you will be able to:
 - Speed up accelerators by using DMA-based data transfer instead of PS-based data transfer

Lab 4: PS-Controlled Accelerator


- ☐ Creating IP projects
- ☐ Creating block designs
- □ Generating bitstream
- ☐ Running C applications
- ☐ Debugging designs in Integrated Logic Analyzer (ILA)

Block Diagram




Block Diagram


■ SoC integration



Block Diagram


■ SoC integration






FFT Accelerator

Dataflow






FFT Accelerator


☐ Timing diagram

(A): AXI-MM (AR,R)

BC: AXI-S

(AW,W,B) (D: AXI-MM (AW,W,B)







Source Codes

☐ main()

- Initialize input/output base address
- ② Assign input data into an array
- 3 Set DMA control registers
- 4 Assign output data into an array
- 5 Convert output data to binary

```
// Initialize
for (i = 0; i < LENGTH; i++){
    Xil Out32(OUTPUT BASE+i*4, 0);
    Xil Out32(INPUT BASE+i*4, 0);
// Set input data to array
for(i = 0; i < LENGTH; i++){
    tmp = inReal[i]<<16;</pre>
    tmp1 = (0x0000FFFF & inImag[i]);
    input array[i] = tmp + tmp1;
// Put input data to DMA source
Xil Out32(INPUT BASE, 0x7FFFFFFF);
for(i = 0; i < LENGTH; i++)</pre>
    Xil_Out32(INPUT_BASE + 4*(i+1),input_array[i]);
// DMA basic setting
                                                   (3)
DMA preset();
// DMA transfer control
DMA_transfer(INPUT_BASE, OUTPUT_BASE, LENGTH);
// Get output data from DMA destination
for(i = 0; i < LENGTH; i++)
    output_array[i] = Xil_In32(OUTPUT_BASE + 4*i);
// Console output
                                                   (5)
for(i = 0; i < LENGTH; i++){
    for(j=0;j<32;j++)
        if ((output_array[i]>>(31-j))&0x00000001)
            o[i][j] = '1';
        else
            o[i][j] = '0';
for(i = 0; i < LENGTH; i++){
    xil printf("%3d: ",i);
    for(j=0;j<16;j++)
        xil_printf("%c",o[i][j]);
    xil printf(" ");
    for(j=16;j<32;j++)
        xil_printf("%c",o[i][j]);
    xil printf("\n");
```

Source Codes

■ DMA_transfer()

- 1 Flush the source region of the D-cache
- 2 Set the (start) addresses of the source & destination regions
- 3 Set the burst length (i.e., the number of beats per burst)
- 4 Check the DMA status register to see if the transfer ends
- 5 Invalidate the destination region of the D-cache

```
nelloworld.c ⋈
                  PL DMA.h
                                 xil cache.c
  ovoid DMA transfer(int input addr, int output addr, int len)
       Xil DCacheFlushRange(input addr, 4 * len);
       //Xil DCacheFlushRange(output addr, 4 * len);
        //Xil DCacheInvalidateRange(output addr, 4 * len + 32);
       DMA_ADDR_setup(&DMA0, input_addr, output_addr);
                                                                (2)
       DMA Go(\&DMA0, len * 4);
       //Xil DCacheFlushRange(output addr, 4 * len);
        //Xil DCacheInvalidateRange(output addr, 4 * len + 32);
       while ((XAxiDma_Busy(&DMA0, XAXIDMA_DEVICE_TO_DMA)));
       while ((XAxiDma_Busy(&DMA0, XAXIDMA_DMA_TO_DEVICE)));
       //Xil Dcacherlushkange(output addr, 4 * len);
       Xil_DCacheInvalidateRange(output_addr, 4 * len + 32);
```

