PS-controlled Accelerator for FFT (Lab 3)

Chester Sungchung Park (박성정)

SoC Design Lab, Konkuk University

Webpage: http://soclab.konkuk.ac.kr



Outline

Objectives

☐ Lab 3: PS-controlled accelerator


Objectives

- ☐ After completing this lab, you will be able to:
 - Create IP projects
 - Create block designs
 - Add additional IPs to block design from IP repository
 - Generate bitstream of the Vivado project
 - Run SDK applications with programmed FPGA
 - Measure hardware signals with Integrated Logic Analyzer (ILA)

Lab 3: PS-Controlled Accelerator


- ☐ Creating IP projects
- ☐ Creating block designs
- □ Generating bitstream
- ☐ Running C applications
- ☐ Debugging designs in Integrated Logic Analyzer (ILA)

Block Diagram




Block Diagram

■ SoC integration



AMBA AXI


□ AXI protocol: read






AMBA AXI


☐ AXI protocol: write







Dataflow

```
for(i = 0; i < 64; i++)
{
    Xil_Out32(IP_FOR_PS_BASE, input_array[i]); One sample in
    output_array[i] = Xil_In32(IP_FOR_PS_BASE + 4*i); One sample out
}</pre>
```




☐ Timing diagram






□ AXI interface: read logic



Source: Sunwoo Kim



☐ AXI interface: write logic



Source: Sunwoo Kim



Source Codes

☐ main

- Assigns input data into an array
- ② Sends input data to and get output data from a HW block
- 3 Converts output data to binary
- 4 Prints binary output data

```
Xil_Out32(IP_FOR_PS_BASE,0x7FFFFFFF);
                                                  (1)
for(i = 0; i < 134; i++)
    tmp = inReal[i]<<16;</pre>
   tmp1 = (0x0000FFFF & inImag[i]);
    input array[i] = tmp + tmp1;
for(i = 0; i < 64; i++)
                                                  (2)
   Xil_Out32(IP_FOR_PS_BASE, input_array[i]);
    output array[i] = Xil In32(IP FOR PS BASE + 4*i);
for(i = 0; i < 134; i++)
                                                  (3)
    for(j=0;j<32;j++)
        if ((output_array[i]>>(31-j))&0x00000001)
            o[i][i] = '1';
        else
            o[i][j] = '0';
for(i = 0; i < 134; i++)
   xil printf("%3d: ",i);
    for(j=0;j<16;j++)
        xil_printf("%c",o[i][j]);
   xil printf(" ");
    for(j=16;j<32;j++)
        xil_printf("%c",o[i][j]);
   xil printf("\n");
```

Source Codes

☐ axi_slave_FFT_f_ps.v

```
😰 axi_slave_FFT_f_ps,v 🗶 😰 axi_slave_fifo_sync,v 🗴
  C:/Users/user/Desktop/FFT_PS/FFT_PS,srcs/sources_1/bd/design_1/ip/design_
   120 /////// AW Description //////////
                                                                    😰 axi_slave_FFT_f_ps,v 🗶 😰 axi_slave_fifo_sync,v 🗴
                                                                   C:/Users/user/Desktop/FFT_PS/FFT_PS, srcs/sources_1/bd/design_1/ip/design_
                                                                       165 //////// AR Description //////////
   123 assign W_wr_vid = S_AXI_AWVALID && S_AXI_AWREADY;
   124
                                                                   CII
   125 //////// W Description ///////////
                                                                       168 assign R_wr_vid = S_AXI_ARVALID && S_AXI_ARREADY;
   127
                                                                       170 //////// R Description //////////
   128 assign S_AXI_WREADY = W_rd_vId; // for single beat
                                                                       172 // Info: "Out of order" is not supported
   130 assign W_rd_rdy = S_AXI_WLAST && S_AXI_WVALID && S_AXI_WREADY;
   131
                                                                       174 assign S AXI RVALID = R rd vid :
                                                                                                            // for single beat burst
   132
                                                                       175 assign S_AXI_RLAST = R_rd_vid;
   133 //////// B Description ///////////
   134
                                                                       177 assign S_AXI_RRESP = 2'b00;
   135
   136
                                                                       179 assign R_rd_rdy = S_AXI_RLAST && S_AXI_RVALID && S_AXI_RREADV; // R transa
   137 always@(posedge S_AXI_ACLK) begin
   138
          if (!S_AXI_ARESETN) begin
   139
             S_AXI_BID \iff 0;
         end
   141
         else begin
                                                                       184 //////// FIFO Instantiation /////////
   142
             if (S_AXI_WLAST && S_AXI_WVALID && S_AXI_WREADY) begin
   143
                 S_AXI_BID <= awid;
                                                                       186 //////// W FIFO ////////////
   144
             end
                                                                       187
   145
          end
                                                                       188
                                                                               axi_stave_fifo_sync #(.DW(15)
   146 end
                                                                       189
                                                                                                   ,.AW(1))
   147
                                                                       190
                                                                               inst_wfifo (
   148 always@(posedge S_AXI_ACLK) begin
                                                                       191
                                                                                     .rstn
                                                                                              (S_AXI_ARESETN)
          if (!S_AXI_ARESETN) begin
                                                                                   . .clk
                                                                                              (S_AXI_ACLK)
             S AXI BVALID <= 0;
   150
                                                                                   , .wr_rdy (S_AXI_AWREADY)
               System-on-a-Chip
                                                                                   , .wr_vid (W_wr_vid)
                                                                                   , .wr_din (S_AXI_AWID)
               Design LAB -
```

Source Codes

☐ axi_slave_fifo_sync.v

```
😰 axi_slave_FFT_f_ps,v 🗙 😰 axi_slave_fifo_sync,v 🗴
   C:/Users/user/Desktop/FFT_PS/FFT_PS,srcs/sources_1/bd/desig
    47 'timescale ins/ins
   49 module axi_slave_fifo_sync #(parameter DW =42, AW =4)
   50 (
   51
            input
                   wire
                                  rstn
                   wire
                                  clk
          . input
          . output wire
                                  wr_rdy
                   wire
          , input
                                  wr_vid
           , input
                   wire [DW-1:0] wr_din
                                  rd_rdy
                   wire
           , input
                                rd_vId
           , output wire
    58
           , output wire [DW-1:0] rd_dout
   59);
   60
         localparam DT = 1<<AW;
   61
   62
   63
        reg [AW:0] fifo_head; // where data to be read
   64
        reg [AW:0] fifo_tail; // where data to be written
         reg [AW:0]
   65
                     next_tail:
        reg [AW:0]
                     next_head;
        wire [AW-1:0] read_addr = (rd_vid&rd_rdy) ? next_head[AW-
```

System-on-a-Chip

Design LAB $\underline{\hspace{1cm}}$

```
C:/Users/user/Desktop/FFT_PS/FFT_PS,srcs/sources_1/bd/design_1/ip/design_1
          always @(posedge clk or negedge rstn) begin
10
    98
             if (rstn==1'b0) begin
CIL
    99
                item_cnt <= 0;
do
   100
             end etse begin
101
                if (wr_vId&&!full&&(!rd_rdy||(rd_rdy&&empty))) begin
                    item_cnt <= item_cnt + 1;</pre>
   102
   103
                end etse
    104
                if (rd_rdy&&!empty&&(!wr_vId||(wr_vId&&full))) begin
                    item_cnt <= item_cnt - 1;</pre>
   105
   106
                end
   107
             end
   108
          end
   109
   110
   111
          assign rd_vId = ~empty;
   112
          assign wr_rdy = ~full;
   113
          assign empty = (fifo_head == fifo_tail);
   114
          assign full = (item_cnt>=DT);
   115
   116
          reg [DW-1:0] Mem [0:DT-1];
          assign rd_dout = Mem[fifo_head[AW-1:0]];
   117
         always @(posedge clk) begin
    118
   119
              if (!full && wr_vld) begin
                  Mem[fifo_tail[AW-1:0]] \le wr_din;
   120
   121
              end
   122
          end
    123
    124 endmodule
```

😰 axi_slave_FFT_f_ps,v 🗶 😰 axi_slave_fifo_sync,v 🗶