# WinMIPS64 — Documentation Summary

#### **Table of Contents**

```
1. Directives
```

2. Instructions

2.1. Miscellaneous

2.2. Loads/Stores

2.3. Arithmetic

2.4. Logical

2.5. Set

2.6. Branch/Jump

**2.7. Shifts** 

2.8. Moves

2.9. Misc. Floating Point

3. Memory-Mapped IO

### 1. Directives

Directive	Explanation
data	start of data segment
text	start of code segment
code	start of code segment (same as .text)
org <n></n>	start address
space <n></n>	leave n empty bytes
asciiz <s></s>	enters zero terminated ascii string
ascii <s></s>	enter ascii string
align <n></n>	align to n-byte boundary
word <n1>,<n2></n2></n1>	enters word(s) of data (64-bits)
byte <n1>,<n2></n2></n1>	enter bytes
word32 <n1>,<n2></n2></n1>	enters 32 bit number(s)
word16 <n1>,<n2></n2></n1>	enters 16 bit number(s)
double <n1>,<n2></n2></n1>	enters floating-point number(s)

Above, <n> denotes a number like 24, <s> denotes a string like "fred", and <n1>, <n2>.. denotes numbers separated by commas. The integer registers can be referred to

as r0-r31, or R0-R31, or \$0-\$31 or using standard MIPS pseudo-names, like \$zero for r0, \$t0 for r8, etc. Floating point registers can be referred to as f0-f31, or F0-F31.

### 2. Instructions

Below, reg is an integer register, freg is a floating-point register, and imm is an immediate value.

#### 2.1. Miscellaneous

Instruction	Explanation
halt	stops the program
nop	no operation

#### 2.2. Loads/Stores

Instruction	Explanation
lb reg,imm(reg)	load byte
lbu reg,imm(reg)	load byte unsigned
sb reg,imm(reg)	store byte
lh reg,imm(reg)	load 16-bit half-word
lhu reg,imm(reg)	load 16-bit half word unsigned
sh reg,imm(reg)	store 16-bit half-word
lw reg,imm(reg)	load 32-bit word
lwu reg,imm(reg)	load 32-bit word unsigned
sw reg,imm(reg)	store 32-bit word
ld reg,imm(reg)	load 64-bit double-word
sd reg,imm(reg)	store 64-bit double-word
1.d freg,imm(reg)	load 64-bit floating-point
s.d freg,imm(reg)	store 64-bit floating-point
lui reg,imm	load upper half of register immediate

### 2.3. Arithmetic

Instruction	Explanation
daddi reg,reg,imm	add immediate
daddui reg,reg,imm	add immediate unsigned
dadd reg,reg,reg	add integers
daddu reg,reg,reg	add integers unsigned
dsub reg,reg,reg	subtract integers
dsubu reg,reg,reg	subtract integers unsigned
dmul reg,reg,reg	signed integer multiplication
dmulu reg,reg,reg	unsigned integer multiplication
ddiv reg,reg,reg	signed integer division
ddivu reg,reg,reg	unsigned integer division
add.d freg,freg,freg	add floating-point
sub.d freg,freg,freg	subtract floating-point
mul.d freg,freg,freg	multiply floating-point
div.d freg,freg,freg	divide floating-point

## 2.4. Logical

Instruction	Explanation
and reg, reg, reg	logical and
or reg,reg,reg	logical or
xor reg,reg,reg	logical xor
andi reg, reg, imm	logical and immediate
ori reg,reg,imm	logical or immediate
xori reg,reg,imm	logical exclusive or immediate

### 2.5. Set

Instruction	Explanation
slt reg,reg,reg	set if less than
sltu reg,reg,reg	set if less than unsigned
slti reg,reg,imm	set if less than or equal immediate
sltiu reg,reg,imm	set if less than or equal immediate unsigned

### 2.6. Branch/Jump

Instruction	Explanation
beq reg, reg, imm	branch if pair of registers are equal
bne reg,reg,imm	branch if pair of registers are not equal
beqz reg,imm	branch if register is equal to zero
bnez reg,imm	branch if register is not equal to zero
j imm	jump to address
jr reg	jump to address in register
jal imm	jump and link to address (call subroutine, return address is in r31)
jalr reg	jump and link to address in register

### 2.7. Shifts

Instruction	Explanation
dsll reg,reg,imm	shift left logical
dsrl reg,reg,imm	shift right logical
dsra reg,reg,imm	shift right arithmetic
dsllv reg,reg,reg	shift left logical by variable amount
dsrlv reg,reg,reg	shift right logical by variable amount
dsrav reg,reg,reg	shift right arithmetic by variable amount

### **2.8. Moves**

Instruction	Explanation
movz reg,reg,reg	move if register equals zero
movn reg, reg, reg	move if register not equal to zero
mov.d freg, freg	move floating-point
mtc1 reg,freg	move data from integer register to FP register
mfc1 reg,freg	move data from FP register to integer register

#### 2.9. Misc. Floating Point

Instruction	Explanation
cvt.d.l freg,freg	convert 64-bit integer to a double FP format
cvt.l.d freg,freg	convert double FP to a 64-bit integer format
c.lt.d freg,freg	set FP flag if less than
c.le.d freg,freg	set FP flag if less than or equal to
c.eq.d freg,freg	set FP flag if equal to
bc1f imm	branch to address if FP flag is FALSE
bc1t imm	branch to address if FP flag is TRUE

## 3. Memory-Mapped IO

The WinMIPS64 simulator supports a memory-mapped IO model for writing to or reading from the WinMIPS64 terminal.

To write to the terminal:

- 1. set the DATA memory address to the value to be written
- 2. write the appropriate value to the CONTROL memory address

To read from the terminal:

- 1. write the appropriate value to the CONTROL memory address
- 2. read the input from the DATA memory address

#### Addresses of CONTROL and DATA:

CONTROL: .word 0x10000
DATA: .word 0x10008

#### Values written to CONTROL are as follows:

CONTROL	Usage
Write Operations	
1	set DATA to an unsigned integer for output
2	set DATA to a signed integer for output
3	set DATA to a floating point value for output
4	set DATA to the memory address of a string for output
5	set DATA+5 to the x coordinate, DATA+4 to the y coordinate, and DATA to the RGB colour for the pixel (using, respectively, byte, byte and word32 stores)
Read Operations	
8	read DATA (either an integer or a floating-point value) from the terminal/keyboard
9	read one byte from DATA, no character is echoed
Other Operations	
6	clear the terminal screen
7	clear the graphics screen

Last updated 2015-03-11 16:20:17 GMT