Computer Architecture

07. Dependence Handling

Jianhua Li
College of Computer and Information
Hefei University of Technology

Data Dependence Types

Flow dependence

$$r_3 \leftarrow r_1 \text{ op } r_2$$

 $r_5 \leftarrow r_3 \text{ op } r_4$

Read-after-Write (RAW)

Anti dependence

$$r_3 \leftarrow r_1 \text{ op } r_2$$
 $r_1 \leftarrow r_4 \text{ op } r_5$

Write-after-Read (WAR)

Output-dependence

$$r_3 \leftarrow r_1 \text{ op } r_2 \qquad \text{Write-a}$$
 $r_5 \leftarrow r_3 \text{ op } r_4 \qquad \text{(WAW)}$
 $r_3 \leftarrow r_6 \text{ op } r_7$


Write-after-Write (WAW)

记住如何处理数据相关

- Anti and output dependences are easier to handle
 - write to the destination in one stage and in program order
- Flow dependences are more interesting
- Four typical ways of handling flow dependences
 - Detect and wait until value is available in register file
 - Detect and forward/bypass data to dependent instruction
 - Detect and eliminate the dependence at the software level
 - No need for the hardware to detect dependence
 - Predict the needed value(s), execute "speculatively", and verify

RAW相关处理

 Which one of the following flow dependences lead to conflicts in the 5-stage pipeline?




寄存器数据相关分析

	R/I-Type	LW	SW	Br	J	Jr
IF						
ID	read RF	read RF	read RF	read RF		read RF
EX						
MEM						
WB	write RF	write RF				

- For a given pipeline, when is there a potential conflict between two data dependent instructions?
 - dependence type: RAW, WAR, WAW?
 - instruction types involved?
 - distance between the two instructions?

Safe and Unsafe Movement of Pipeline



 $dist(i,j) \le dist(X,Y) \Rightarrow Unsafe to keep j moving$ $<math>dist(i,j) > dist(X,Y) \Rightarrow Safe$


RAW 相关分析示例

	R/I-Type	LW	SW	Br	J	Jr
IF						
ID	read RF	read RF	read RF	read RF		read RF
EX						
MEM						
WB	write RF	write RF				


- Instructions I_A and I_B (where I_A comes before I_B) have
 RAW dependence iff
 - I_B (R/I, LW, SW, Br or JR) reads a register written by I_A (R/I or LW)
 - $dist(I_A, I_B) \le dist(ID, WB) = 3$

What about WAW and WAR dependence?

Pipeline Stall: 解决数据相关



如何实现Pipeline Stall



- disable PC and IR latching; ensure stalled instruction stays in its stage
- Insert "invalid" instructions/nops into the stage following the stalled one (called "bubbles")

Stall Conditions

- Instructions I_A and I_B (where I_A comes before I_B) have RAW dependence iff
 - I_B (R/I, LW, SW, Br or JR) reads a register written by I_A (R/I or LW)
 - $\operatorname{dist}(I_A, I_B) \leq \operatorname{dist}(ID, WB) = 3$

• Must stall the ID stage when I_B in ID stage wants to read a register to be written by I_A in EX, MEM or WB stage

暂停条件检测逻辑

- Helper functions (帮助函数)
 - rs(I) /rt(I) returns the rs/rt field of I
 - use_rs(I)/use_rt(I) returns true if I requires RF[rs/rt] and rs/rt!=r0
- Stall when: (满足下列条件之一)
 - $(rs(ir_{id}) = = dest_{EX}) \&\& use_rs(ir_{id}) \&\& RegWrite_{EX}$
 - $-(rs(iR_{ID})==dest_{MEM}^{-1})$ && use_rs(iR_{ID}) && RegWrite_{MEM}^{-1}
 - $-(rs(iR_{ID})==dest_{WB}) \&\& use_rs(iR_{ID}) \&\& RegWrite_{WB}$
 - $-(rt(IR_{ID})==dest_{EX}) \&\& use_rt(IR_{ID}) \&\& RegWrite_{EX}$
 - $-(rt(IR_{ID})==dest_{MEM}) \&\& use_rt(IR_{ID}) \&\& RegWrite_{MEM}$
 - $-(rt(IR_{ID})==dest_{WB}) \&\& use_rt(IR_{ID}) \&\& RegWrite_{WB}$
- It is crucial that the EX, MEM and WB stages continue to advance normally during stall cycles

Pipeline Stall对性能的影响

- Each stall cycle corresponds to one lost cycle in which no instruction can be completed
- For a program with N instructions and S stall cycles,
 Average CPI=(N+S)/N
- S depends on
 - frequency of RAW dependences
 - exact distance between the dependent instructions
 - distance between dependences
 suppose i₁, i₂ and i₃ all depend on i₀, once i₁'s dependence is resolved, i₂ and i₃ must be okay too

Sample Assembly (P&H)

• for $(j=i-1; j>=0 \&\& v[j] > v[j+1]; j-=1) { }$


```
$s1, $s0, -1
                         addi
                                                        3 stalls
                                 $t0, $s1, 0
              for2tst:
                         slti
                                                        3 stalls
                                 $t0, $zero, exit2
                         bne
                         sll
                                 $t1, $s1, 2
                                                        3 stalls
How many
                                 $t2, $a0, $t1
                         add
                                                        3 stalls
  stalls?
                                 $t3, 0($t2)
                         lw
                                 $t4, 4($t2)
                         lw
                                                        3 stalls
                                 $t0, $t4, $t3
                         slt
                                                        3 stalls
                                 $t0, $zero, exit2
                         beq
                                 $s1, $s1, -1
                         addi
                                 for2tst
              exit2:
```

通过Data Forwarding减少Stall

- Also called Data Bypassing
- Forward the value to the dependent instruction as soon as it is available
- Dataflow model
 - Data value supplied to dependent instruction as soon as it is available
 - Instruction executes when all its operands are available
- Data forwarding brings a pipeline closer to data flow execution principles

Data Forwarding (Bypassing)


- · 将RF看做状态(state)更加直观
 - "add rx ry rz" literally means get values from RF[ry] and RF[rz] respectively and put result in RF[rx]
- · 但是, RF仅仅是通信抽象的一部分(协助通信)。
 - "add rx ry rz" actually means:
 - 1. get the results of the last instructions to define the values of RF[ry] and RF[rz], respectively,
 - 2. until another instruction redefines RF[rx], younger instructions that refer to RF[rx] should use this instruction's result
- What matters is to maintain the correct "data flow" between operations, thus




利用Forwarding解决RAW相关

- Instructions I_A and I_B (where I_A comes before I_B) have
 RAW dependence iff
 - I_B (R/I, LW, SW, Br or JR) reads a register written by I_A (R/I or LW)
 - $dist(I_A, I_B) \le dist(ID, WB) = 3$
- In other words, if I_B in ID stage reads a register written by I_A in EX, MEM or WB stage, then the operand required by I_B is not yet in RF
- How forwarding works?
 - ⇒ retrieve operand from **datapath** instead of the RF
 - ⇒ retrieve operand from the youngest definition if multiple definitions are outstanding

Data Forwarding Paths (v1)



Data Forwarding Paths (v2)



b. With forwarding

Data Forwarding Logic (for v2)

```
if (rs<sub>EX</sub>!=0) && (rs<sub>EX</sub>==dest<sub>MEM</sub>) && RegWrite<sub>MEM</sub> then
  forward operand from MEM stage // dist=1
else if (rs<sub>EX</sub>!=0) && (rs<sub>EX</sub>==dest<sub>WB</sub>) && RegWrite<sub>WB</sub> then
  forward operand from WB stage // dist=2
else
  use operand from register file // dist >= 3
```

Ordering matters!! Must check youngest match first Why doesn't use_rs() appear in the forwarding logic?

Data Forwarding (相关分析)

	R/I-Type	LW	SW	Br	J	Jr
IF						
ID						use
EX	use produce	use	use	use		
MEM		produce	(use)			
WB						

 Even with data-forwarding, RAW dependence on an immediately preceding LW instruction requires a stall

Sample Assembly, No Forwarding (P&H)

• for $(j=i-1; j>=0 \&\& v[j] > v[j+1]; j-=1) { }$

```
$s1, $s0, -1
           addi
                                          3 stalls
                   $t0, $s1, 0
for2tst:
           slti
                                          3 stalls
                   $t0, $zero, exit2
           bne
           sll
                  $t1, $s1, 2____
                                          3 stalls
                   $t2, $a0, $t1
           add
                                          3 stalls
                   $t3, 0($t2)
           lw
                   $t4, 4($t2)
           lw
                                          3 stalls
                   $t0, $t4, $t3
           slt
                                          3 stalls
                   $t0, $zero, exit2
           beq
           addi
                  $s1, $s1, -1
                   for2tst
exit2:
```

Sample Assembly, Revisited (P&H)

• for $(j=i-1; j>=0 \&\& v[j] > v[j+1]; j-=1) { }$

```
$s1, $s0, -1
          addi
          slti $t0, $s1, 0
for2tst:
          bne $t0, $zero, exit2
          sll $t1, $s1, 2
                $t2, $a0, $t1
          add
          lw $t3, 0($t2)
                 $t4, 4($t2)
          lw
          nop
                 $t0, $t4, $t3
          slt
                 $t0, $zero, exit2
          beq
          addi
                $s1, $s1, -1
                 for2tst
exit2:
```

控制相关处理

回顾: Control Dependence

- Question: What should the fetch PC be in the next cycle?
- Answer: The address of the next instruction
 - All instructions are control dependent on previous ones. Why?
- If the fetched instruction is a non-control-flow instruction:
 - Next Fetch PC is the address of the next-sequential instruction
 - Easy to determine if we know the size of the fetched instruction
- If the instruction that is fetched is a control-flow instruction:
 - How do we determine the next Fetch PC?
- In fact, how do we even know whether or not the fetched instruction is a control-flow instruction?

分支类型


Туре	Direction at fetch time	Number of possible next fetch addresses?	When is next fetch address resolved?
Conditional	Unknown	2	Execution (register dependent)
Unconditional	Always taken	1	Decode (PC + offset)
Call	Always taken	1	Decode (PC + offset)
Return	Always taken	Many	Execution (register dependent)
Indirect	Always taken	Many	Execution (register dependent)

如何处理控制相关

- Critical to keep the pipeline full with correct sequence of dynamic instructions.
- Potential solutions if the instruction is a control-flow instruction:
 - Stall the pipeline until we know the next fetch address
 - Guess the next fetch address (branch prediction)
 - Employ delayed branching (branch delay slot)

–

Stall Fetch Until Next PC is Available: Good Idea?



This is the case with non-control-flow and unconditional br instructions!

Doing Better than Stalling Fetch ...

 Rather than waiting for true-dependence on PC to resolve, just guess nextPC = PC+4 to keep fetching every cycle

```
Is this a good guess?
What do you lose if you guessed incorrectly?
```

- ~20% of the instruction mix is control flow
 - ~50 % of "forward" control flow (i.e., if-then-else) is taken
 - ~90% of "backward" control flow (i.e., loop back) is taken
 Overall, typically ~70% taken and ~30% not taken
 [Lee and Smith, 1984]
- Expect "nextPC = PC+4" ~86% of the time, but what about the remaining 14%?

Guessing NextPC = PC + 4

- Always predict the next sequential instruction is the next instruction to be executed
- This is a form of next fetch address prediction (and branch prediction)
- How can you make this more effective?
- Idea: Maximize the chances that the next sequential instruction is the next instruction to be executed
 - Software: Lay out the control flow graph such that the "likely next instruction" is on the not-taken path of a branch
 - Profile guided code positioning → Pettis & Hansen, PLDI 1990.
 - Hardware: ??? (how can you do this in hardware...)
 - Cache traces of executed instructions → Trace cache

Next Topic

Instruction Level Parallelism