
## Computer Architecture

05. MIPS单周期微架构

Jianhua Li
College of Computer and Information
Hefei University of Technology

### CPU中的状态元素



<sup>\*\*</sup>Based on original figure from [P&H CO&D, COPYRIGHT 2004 Elsevier. ALL RIGHTS RESERVED.]


### 一些假设 (not practical)

- "Magic" memory and register file
- Combinational read
  - output of the read data port is a combinational function of the register file contents and the corresponding read select port
- Synchronous write
  - the selected register is updated on the positive edge clock transition when write enable is asserted
    - Cannot affect read output in between clock edges
- Single-cycle, synchronous memory
  - Contrast this with memory that tells when the data is ready
  - i.e., Ready bit: indicating the read or write is done

### MIPS的指令处理过程

- 5 generic steps
  - Instruction fetch (IF)
  - Instruction decode and register operand fetch (ID/RF)
  - Execute/Evaluate memory address (EX/AG)
  - Memory operand fetch (MEM)
- Store/writeback result (WB) WB IF Data Register # PC Address Address Instruction Registers anister# Instruction Data memory Register # memory Data

### 完整的MIPS数据通路



JAL, JR, JALR omitted

# 算术和逻辑指令的单周期数据通路

### R-Type ALU Instructions

Assembly (e.g., register-register signed addition)

Machine encoding


	0	rs	rt	rd	0	ADD	R-type
•	6-bit	5-bit	5-bit	5-bit	5-bit	6-bit	


Semantics


if MEM[PC] == ADD rd rs rt
$$GPR[rd] \leftarrow GPR[rs] + GPR[rt]$$

$$PC \leftarrow PC + 4$$

### **ALU Datapath**







state update logic

### I-Type ALU Instructions

Assembly (e.g., register-immediate signed additions)

ADDI rt<sub>reg</sub> rs<sub>reg</sub> immediate<sub>16</sub>

Machine encoding

ADDI	rs	rt	immediate	I-type
6-bit	5-bit	5-bit	16-bit	


Semantics

```
if MEM[PC] == ADDI rt rs immediate

GPR[rt] \leftarrow GPR[rs] + sign-extend (immediate)

PC \leftarrow PC + 4
```

### Datapath for R and I-Type ALU Insts.



if MEM[PC] == ADDI rt rs immediate  $GPR[rt] \leftarrow GPR[rs] + sign-extend$  (immediate)  $PC \leftarrow PC + 4$  IF ID EX MEM WB



Combinational state update logic

数据转移指令的单周期数据通路

#### **Load Instructions**

Assembly (e.g., load 4-byte word)

```
LW rt<sub>reg</sub> offset<sub>16</sub> (base<sub>reg</sub>)
```

Machine encoding

LW	base	rt	offset	I-type
6-bit	5-bit	5-bit	16-bit	

Semantics


```
if MEM[PC]==LW rt offset<sub>16</sub> (base)

EA = sign-extend(offset) + GPR[base]

GPR[rt] \leftarrow MEM[ translate(EA) ]

PC \leftarrow PC + 4
```

### LW数据通路



if MEM[PC]==LW rt offset<sub>16</sub> (base)
 EA = sign-extend(offset) + GPR[base]
 GPR[rt] ← MEM[ translate(EA) ]
 PC ← PC + 4

IF ID EX MEM WB

Combinational



State update logic

#### Store Instructions

Assembly (e.g., store 4-byte word)

Machine encoding

SW	base	rt	offset	I-type
6-bit	5-bit	5-bit	16-bit	

Semantics


```
if MEM[PC]==SW rt offset<sub>16</sub> (base)

EA = sign-extend(offset) + GPR[base]

MEM[ translate(EA) ] \leftarrow GPR[rt]

PC \leftarrow PC + 4
```


### SW数据通路




if MEM[PC]==SW rt offset<sub>16</sub> (base)
 EA = sign-extend(offset) + GPR[base]
 MEM[ translate(EA) ] ← GPR[rt]
 PC ← PC + 4

Combinational state update logic

### Load-Store数据通路



### 非控制流指令的数据通路



控制流指令的单周期数据通路

### 无条件跳转指令

Assembly

J immediate<sub>26</sub>

Machine encoding


```
J immediate J-type
```

Semantics

```
if MEM[PC]==J immediate<sub>26</sub>

target = { PC[31:28], immediate<sub>26</sub>, 2' b00 }
PC ← target
```

### 无条件跳转指令的数据通路



if MEM[PC]==J immediate26
PC = { PC[31:28], immediate26, 2' b00 }

What about JR, JAL, JALR?

### 条件分支指令

Assembly (e.g., branch if equal)


Machine encoding

BEQ	rs	rt	immediate	I-type
6-bit	5-bit	5-bit	16-bit	


Semantics (assuming no branch delay slot)

```
if MEM[PC]==BEQ rs rt immediate<sub>16</sub>
target = PC + 4 + sign-extend(immediate) \times 4
if GPR[rs]==GPR[rt] then PC \leftarrow target
else PC \leftarrow PC + 4
```

### Conditional Branch Datapath (for you to finish)




### Putting It All Together



# 单周期控制逻辑

### 单周期硬布线控制

### As combinational function of Inst=MEM[PC]



#### Consider

- All R-type and I-type ALU instructions
- LW and SW
- BEQ, BNE, BLEZ, BGTZ
- J, JR, JAL, JALR

### 单个比特控制信号

	When De-asserted	When asserted	Equation
RegDest	GPR write select according to rt, i.e., inst[20:16]	GPR write select according to rd, i.e., inst[15:11]	opcode==0
ALUSrc	2 <sup>nd</sup> ALU input from 2 <sup>nd</sup> GPR read port	2 <sup>nd</sup> ALU input from sign- extended 16-bit immediate	(opcode!=0) && (opcode!=BEQ) && (opcode!=BNE)
MemtoReg	Steer ALU result to GPR write port	steer memory load to GPR wr. port	opcode==LW
RegWrite	GPR write disabled	GPR write enabled	(opcode!=SW) && (opcode!=Bxx) && (opcode!=J) && (opcode!=JR))

JAL and JALR require additional RegDest and MemtoReg options

### 单个比特控制信号

	When De-asserted	When asserted	Equation	
MemRead	Memory read disabled	Memory read port return load value	opcode==LW	
MemWrite	Memory write disabled	Memory write enabled	opcode==SW	
PCSrc <sub>1</sub>	According to PCSrc <sub>2</sub>	next PC is based on 26- bit immediate jump target	(opcode==J)    (opcode==JAL)	
PCSrc <sub>2</sub>	next PC = PC + 4	next PC is based on 16- bit immediate branch target	(opcode==Bxx) &&  "bcond is satisfied"	

JR and JALR require additional PCSrc options

#### **ALU Control**

#### case opcode

```
'0' ⇒ select operation according to funct

'ALUi' ⇒ selection operation according to opcode

'LW' ⇒ select addition

'SW' ⇒ select addition


'Bxx' ⇒ select bcond generation function

⇒ don't care
```


### Example ALU operations

- ADD, SUB, AND, OR, XOR, NOR, etc.
- bcond on equal, not equal, LE zero, GT zero, etc.


### R-Type ALU




### I-Type ALU













### Branch (Not Taken)

Some control signals are dependent on the processing of data




### Branch (Taken)

Some control signals are dependent on the processing of data



### Jump



#### What is in the Control Box?

- Combinational Logic → Hardwired Control
  - Idea: Control signals generated combinationally based on instruction
  - Necessary in a single-cycle microarchitecture...

- Sequential Logic 
   Sequential/Microprogrammed Control
  - Idea: A memory structure contains the control signals associated with an instruction
  - Control Store

# MIPS单周期微架构的评测

### A Single-Cycle Microarchitecture: Analysis

- Every instruction takes 1 cycle to execute
  - CPI (Cycles per instruction) is strictly 1
- How long each instruction takes is determined by how long the slowest instruction takes to execute
  - Even though many instructions do not need that long to execute
- Clock cycle time of the microarchitecture is determined by how long it takes to complete the slowest instruction
  - Critical path of the design is determined by the processing time of the slowest instruction

#### What is the Slowest Instruction to Process?

- Let's go back to the basics
- All five phases of the instruction processing cycle take a single machine clock cycle to complete
  - Instruction fetch (IF)
  - Instruction decode and register operand fetch (ID/RF)
  - Execute/Evaluate memory address (EX/AG)
  - Memory operand fetch (MEM)
  - Store/writeback result (WB)
- Do each of the above phases take the same time (latency) for all instructions?

### 单周期数据通路分析

#### Assume

- memory units (read or write): 200 ps


ALU and adders: 100 ps

register file (read or write): 50 ps


– other combinational logic: 0 ps

steps	IF	ID	EX	MEM	WB	
resources	mem	RF	ALU	mem	RF	Delay
R-type	200	50	100		50	400
I-type	200	50	100		50	400
LW	200	50	100	200	50	600
SW	200	50	100	200		550
Branch	200	50	100			350
Jump	200					200


### 找出关键路径




### R-Type and I-Type ALU












#### **Branch Taken**



### Jump

