CSCI 6461 Machine Simulator - Part 1 Design Notes

Team - 5

- Jaiswal Nitish
- Jadhav Yash
- Jiang Xuechun

Problem Statement

The goal of this phase is to design and implement the fundamental machine architecture of a **16-bit** processor simulator. This includes developing a basic memory system, executing Load (LDR) and Store (STR) instructions, and creating an initial user interface to interact with the simulator. The simulator will process a predefined Instruction Set Architecture (ISA) that consists of 64 instructions, handling machine faults for undefined instructions.

Simulator Components

1. Memory System

- A word-addressable memory structure with a capacity to store 16-bit words.
- Memory Address Register (MAR) and Memory Buffer Register (MBR) for addressing and data transfer.
- Support for basic memory read/write operations.

2. Register Set

- General Purpose Registers (GPRs): R0 R3
- Index Registers (IXRs): IX1 IX3
- Program Counter (PC), Instruction Register (IR), and Condition Codes (CC).

3. Instruction Execution

- Load (LDR): Transfers data from memory into a register.
- Store (STR): Transfers data from a register into memory.

4. User Interface

- A GUI-based simulator, displaying:
 - Register contents
 - Memory address inputs
 - Execution controls (Load, Store, Run, Step, Halt)
 - Console output for debugging.

Implementation Details

• **Programming Language**: Java (as used in Part 0).

Data Structures:

- o Array-based memory model (for simplicity).
- Object-oriented design for registers and instruction handling.

Example Instruction Execution

- LDR R3, 0, 15
 - o Fetches the value from memory address 15 into Register 3.
 - o Updates relevant registers and displays changes in the GUI.
- STR R3, 0, 20
 - o Stores the value from **Register 3** into memory address **20**.

Conclusion

This phase sets up the **core CPU simulation** with **basic memory access** and **register operations**. It also establishes an initial **graphical interface**, laying the foundation for more complex instruction executions in future phases.

