


Feb 10 → week 2

①

1) Complete Process Demonstration :-



Node Scaling (contain ideas only)


Intel's 14 nm

Tri-gate Transistors


④ Transistor fin optimization

2nd gen Tri-gate

1st gen Tri-gate



22 nm process




14 nm process



logic Area Scaling

Transistor Gate Pitch scaling & metal interconnect Pitch scaling

④ Intel continued scaling at 14nm while other pause to develop FinFETs.



Performance per watt

Active power

Improved Performance per Watt is the key.

- ① Process: fabricate with smaller dimension Leco
 ② Structure: - new design for greater performance.
 ③ Feature size: - smaller dimension in device

(3)

Δ many things (history + overview)

Lec 1

Si wafer Manufacturing : too deep
 notes ~~are~~ in book
 & key concepts.


Lec 2

Device manufacturing



Scratches: - Area b/w different dies (chips) on a wafer.
 Blank or some additional test circuits.

Test die: - dies for electrical testing.

Edge chips: - partial dies at edge.




In Grown :-
underlying Si
is consumed.



In Deposited :- underlying Si not consumed.

Epitaxial growth using CVD (chemical vapour deposition)


→ homoepitaxial → same matt.
→ heteroepitaxial → diff matt.



MBE → molecular beam epitaxy → GaAs → Ga source
As source.

Roping:- → by thermal diffusion (dopant are delivered to wafer surface at high Temp)
→ by Ion Implantation. (wafer \oplus RT:-
implantation of high energy ions annealing post implantation.)


Example fab process



(5)


(1) Base Si

(2) Laying opening (to grow field oxide on Si)




(3) Patterning step (create a hole in field oxide)


(4) Laying step — gate oxide is grown.




(5) Poly Si on top of oxide



(6) Patterning → 2 openings for source & drain



(7) Laying → if n type dop with p type
↓ vice versa.



(8) Laying — oxide layer for patterning elec contacts


(9) Patterning — holes are opened in oxide for metal interconnects.

metal
Al
Contact
gate
oxide

(10) Laying — Metal Al is deposited

(11) Patterning → excess metal is removed.

(12) Heat treatment.



④ Semiconductor ecosystem.

①

Glossary

A company designing → manuf → sales
IPM
Integrated Device Manufacturer
(e.g.) Samsung electronics

design
Wafer manufacturing
wafer dicing
Packaging. (chips ^{are} attached on substrate)
Shipping - (sales)

A company that only has resources to design
→ Fabless chip company

Foundry companies
→ Production only

$$\text{Yield} = \frac{\text{Actuating no. of chips}}{\text{Man no. of chips}} \times 100 \%$$

1 billionth of a metre → nano

Packaging (~~Intel again!~~) (7)

- ④ A ~~di~~ package allow us to not just SOC but ~~SOP~~ (System on Package)
 - Intel's Haswell, Stratix 10, FMB, Foveros 3D, Co-FMB.

In chip design:-

type of transfers for different tasks (like files in a home)

High Performance → CPUs.

High Density → GPUs.

Low Power → SOC tile.

Low Leakage → I^o Tile.

- ④ After wafer assembly → Package assembly.