


Fab 101 → week 2

①

Complete Process Demonstration :-




Node Scaling (contain ideas only)

① Intel's 14 nm Tri Gate Transistor


① Transistor fin optimization.

1st genⁿ Tri-gate



22 nm Process

2nd genⁿ Tri-gate



14 nm Process

① Logic Area Scaling

Transistor Gate Pitch scaling & metal interconnect Pitch scaling

① Intel continued scaling at 14nm while other pause to develop FinFETs.

① Performance per watt.

Active power.

① Improved Performance per watt is the key.

Lec 0

- ① Process: fabric with smaller dimension.
- ② Structure: - new design for greater performance.
- ③ Feature size: - smaller dimension in device

Δ many things (history + overview)

Lec 1

Si wafer manufacturing : too deep notes ~~are~~ in book & key concepts.


Lec 2

Device manufacturing




Scribe lines: - Area b/w different dies (chips) on a wafer. Blank or some additional test circuits.

Test die: - dies for electrical testing.

Edge chips: - partial dies at edge.




In Grown: -
underlying Si
is consumed.



In Deposited: - underlying Si not consumed.

Epitaxial growth using CVD (chemical vapour deposition)

→ homo-epitaxial → same matl.
 → hetero-epitaxial → diff matl.



MBE → molecular beam epitaxy — GaAs — Ga source
As source.

Doping: -
 → by thermal diffusion (dopant are delivered to wafer surface at high Temp)
 → by Ion Implantation. (wafer @ RT: -
 Implantation of high energy ions annealing post implantation.)


Example fab. process (imp) ~~1~~

5

(1) Base si


wafers

(2) Layering opening (to grow field oxide on si)




(3) Patterning step (create a hole in field oxide)


(4) Layering step — gate oxide is grown.



(5) Poly si on top of oxide.




(6) Patterning → 2 openings for source & drain



(7) Doping → if n type doped with p type
↳ vice versa.

(8) Layering — oxide layer for patterning elec contacts




(9) Patterning — holes are opened in oxide for metal interconnects.

(10) Layering — Metal Al is deposited

(11) Patterning → excess metal is removed.

(12) Heat treatment.







Chem 1
2nd

⑥ Semiconductor ecosystem.

Glossary

⑥



$$\text{Yield} = \frac{\text{Actual no. of chips}}{\text{max no. of chips}} \times 100\%$$

1 billionth of a metre → nano

Packaging

(Intel again!)

⑦

- ⑥ A dv package allow us to not just soc.
but SoP
(System on Package)
- ⑦ Intel's Haswell, Stratix 10, EMIB,
Foveros 3D, Co-EMIB.

In chip design :-

type of transistors for different tasks (Like tiles in a house)

High Performance → CPUs.

High Density → CPUs.

Low Power → soc tile.

Low leakage → I^o Tile.

- ⑧ After wafer assembly → Package assembly.