



# Semiconductor Fabrication - 101

Week 1



② Tap Analogy!!  
(model as a switch)



④ Counter doping: - introducing impurities of opposite type (eg n-type into p-type)


→ one might use it to compensate for unintended doping.

⑤ Annealing → the heat treatment used for materials that soften them, reduces hardness & increases ductility by heating, holding & then cooling the material. This reorganizes the material's internal structure, easier to work with.

~~Labels~~

Masks: - They are stencil-like patterns used during photolithography to define where material should be added, removed or modified on the silicon wafer.

Each mask:- one layer of that device



What exactly does polysilicon mean?

- Polycrystalline Silicon.
- Small randomly oriented crystals fused together. contrasting with single-crystal silicon (monocrystalline).
- Extremely high purity.



→ Chip fabrication is like drawing shapes layer by layer on wafers

6-inch si wafer lightly doped  
n-type.

Heating wafer in  $O_2$  so that oxide forms on top.

Expose Si  
only in place  
where transistors  
exist, everywhere  
else → covered  
by oxide

Pattern Active Area (Mark 1)  
(Coat, expose, develop, etch) green area.  
(active area)  
coats wafer with photoresist  
place mask & shine UV through mask → those places photoresist: soluble  
soluble photoresist washed away since soluble! etch the oxide where mask wanted

Grow gate oxide

Deposit Polysilicon

Pattern Polysilicon (Mark 2)

Etch gate oxide

Implant Boron

Drive in

Strip Backside

(Mark 3).  
Pattern Contact Cuts

↑  
evaporate Al

Sinter  
↑  
Pattern Al (Mark 4)

Green :- for transistors

Red :- make the gate

Ion implantation :- make source/drain aligned to gate

Black :- open holes for connections

Blue :- metal wiring later connects everything

with just 4 masks  $\rightarrow$  the fab process can create all fundamental circuit components: resistors, caps, diode, mosfet & even BJTs!



TEL keypoints (General Leading material)

- ① CN: Carbon Nanotube → diameter: nanoscale.  
multiwalled

Carbon Nanotubes can be single walled or even "nested" multi walled.

→ exceptional tensile strength & thermal conductivity

- ② Integral IC : Combines all parts into a single substrate or chip.

- ⑧ Kilby's groundbreaking idea! ∴ father of IC in a way.  
@ FRI

- (4) Moore's law:- no. of transistors will double every 18 months.

- (5) Microprocessor:- CPU ~~off~~ on a chip.

- ⑥ Semiconductor memory devices

I have already spent hours on these concepts while studying for NC

- ⑦ Liquid crystal (New)!

→ ~~solid~~ properties of both solids & liquids.

→ Cholesteryl benzoate (Flaming crystal) → (liquid crystal)

water!  $\rightarrow$  melting pts ( $MP_1$  &  $MP_2$  & in blue flask)

anisotropy (optical property)

As you ~~apply~~ voltage (change voltage)  $\rightarrow$  ~~are~~ orient<sup>n</sup> of LC molecules change.  
(transparency change)

Thin film transistors (compos<sup>n</sup> from amorphous silicon)


used to make LCD (Liquid Crystal Displays)

{ TFTs are special kind of FETs made by 'thin film depos<sup>n</sup>' process.  
substrate  $\rightarrow$  generally glass. } unlike mosfet in which substrate  $\rightarrow$  Si wafer }

④ Image Sensor (2 kinds mentioned)

CCDs: charged couple devices

light intensity  $\xrightarrow{\text{charge}}$  stored from a pixel



CMOS sensors use less power than CCD ones.

$\downarrow$  large circuitry on smaller areas (also lower cost)?


④ GaAs: - truly a goat but Si wins because lower expensive!



Doping  
⑧


$n^-, p^- \rightarrow$  light doping  
 $n, p \rightarrow$  Normal doping  
 $n^+, p^+ \rightarrow$  Heavy Doping

- ① Ion Implantation. <sup>\* my favourite</sup>
  - ② Wafer growth doping.
  - ③ Diffusion
- Methods of Doping



Clean room

Die  $\rightarrow$  Another name for chip?



# FOUP - Front Opening Universal Pad

→ carrier silicon wafers in batches of 25 (say)

(3 months of travelling of FOUP from tool to tool) (almost) in a fab.

scanning e-microscope

These are tools majorly categorized into:

Mark layer tools

Adding material

Removing material

Modifying material

Inspecting

cleaning

(isopropyl alcohol)

ion implantation (doping)

(This video is so damn good I am struck by lightning!)

Physical vapour deposition PVD

epitaxial growth EPI

Chemical vapour deposition CVD

etching tools (Dry & wet)

CMP Chemical Mechanical Planarization

Photoresist Spin Coater

Photoresist stripper

Developer

Photolithography tool

Semiconductor industry: extremely secretive ☹️

## Note:-

metrology devices

(Inspection devices)

like diagnosis (not useful)



just give confidence to stay & keep moving.



# SemiX Talk


## Lec on Fab Functioning

Tata's → fab plant in Gujarat!!




die are ultimately assembled as chips.

Cleaning room very clean



Fab Structure

→ ISMC Perforated Air Flow at Flow!




## Wafer & Feature size

As wafer size ↑ : economic boom (you'll get  $\frac{5}{2.25}$  times max chips per wafer)


### Understandable

1976



100 mm

1983



150 mm

1992



200 mm

2001



300 mm



After 2001 hasn't led in

~~Feature~~ Feature size - minimum dimension of a transistor that can be manufactured on a chip. The lesser it is → more advanced the tech 😊

Tata → will be capable of 28nm

Chip war :- Chris Miller

Do Read!!

Failing fast! & better! & changing path & doing the right thing!

fundamentally understand semiconductors & then become an Entrepreneur!