


# 24B1312 , Supriya Anand Mishra

## Microprocessors Lab 3

### Electrical Eng, IITB


Q1)

**SUCCESSFUL BUILD!!**



```
24b1312_lab3_Q1.asm
1;IE CHAR I:70h = 24,36,12,3,2,6
2;IE CHAR I:70h = -33,-28,1,0,-1,-15
3;IE CHAR I:70h = -1,-1,-1,-1,-1,-1
4
5ORG ORH
6LJMP MAIN
7ORG 100H
8MAIN:
9CALL MAC_THRESH
10HERE: SAMP HERE
11ORG 50H
12MAC_THRESH:
13; Perform MAC operation
14; Store 18-bit result at 50H,51H,52H
15; Compare result with T1 and T2 (use XRL if required)
16; Set/clear P3.0 and P3.1 accordingly
17MOV 7EH , #01H ;M1
18MOV 7FH , #00H ;middle1
19MOV 7EH , #00H ;L1
20MOV 7FH , #00H ;M2
21MOV 7FH , #00H ;middle2
22MOV 7FH , #00H ;L2
23MOV 70H , #00H ;no need!!
24; B does not function as accumulator , all accumulator functions to be performed in A itself !!
25; Check byte by byte whenever comparing to a threshold value, eg if MSBs of result and T1 are equal, check middle byte and so on!!
26CLR A
27MOV 50H , A ;Mf
28MOV 51H , A ;middlef
29MOV 52H , A ;Lf
30
31MOV A, 70H
32MOV B, 73H
33MUL AB ; A lower8 & B upper 8
34
35MOV 52H , A
36MOV 51H , B
37
38MOV A, 71H
39MOV B, 74H
40MUL AB ; A lower8 & B upper 8
41
```

**CODE FOR Q1!!**



```
24b1312_lab3_Q1.asm
1;IE CHAR I:70h = 24,36,12,3,2,6
2;IE CHAR I:70h = -33,-28,1,0,-1,-15
3;IE CHAR I:70h = -1,-1,-1,-1,-1,-1
4
5ORG ORH
6LJMP MAIN
7ORG 100H
8MAIN:
9CALL MAC_THRESH
10HERE: SAMP HERE
11ORG 50H
12MAC_THRESH:
13; Perform MAC operation
14; Store 18-bit result at 50H,51H,52H
15; Compare result with T1 and T2 (use XRL if required)
16; Set/clear P3.0 and P3.1 accordingly
17MOV 7EH , #01H ;M1
18MOV 7FH , #00H ;middle1
19MOV 7EH , #00H ;L1
20MOV 7FH , #00H ;M2
21MOV 7FH , #00H ;middle2
22MOV 7FH , #00H ;L2
23MOV 70H , #00H ;no need!!
24; B does not function as accumulator , all accumulator functions to be performed in A itself !!
25; Check byte by byte whenever comparing to a threshold value, eg if MSBs of result and T1 are equal, check middle byte and so on!!
26CLR A
27MOV 50H , A ;Mf
28MOV 51H , A ;middlef
29MOV 52H , A ;Lf
30
31MOV A, 70H
32MOV B, 73H
33MUL AB ; A lower8 & B upper 8
34
35MOV 52H , A
36MOV 51H , B
37
38MOV A, 71H
39MOV B, 74H
40MUL AB ; A lower8 & B upper 8
41
```

- a1,a2,a3 = DFH,E4H,01H, b1,b2,b3 = 00H,FFH,F1H CASE !!

The screenshot shows the µVision IDE interface with the following details:

- Registers:** Shows the state of various registers (R0-R7, Sys, a, b, sp, sp\_max, PC \$, aux1, dptr, states, sec, psw) and memory locations.
- Disassembly:** The assembly code for the `MAIN` routine is displayed. It includes instructions like `ORG OH`, `MAIN`, `CALL MAC_THRESH`, and `MOV` operations for registers R0-R7.
- Memory 1:** A memory dump window showing the first 50 bytes of memory starting at address 0x050. The data consists of FFs and FFs, indicating the expected result for the specified case.
- Command Window:** Displays error messages related to undefined identifiers for `I:CHAR` and `E:CHAR`.
- System Tray:** Shows the date and time as 25-01-2026 and 19:39.

- a1,a2,a3 = FFH,FFH,FFH, b1,b2,b3 = FFH,FFH,FFH CASE !!

The screenshot shows the µVision IDE interface with the following details:

- Registers:** Shows the state of various registers (R0-R7, Sys, a, b, sp, sp\_max, PC \$, aux1, dptr, states, sec, psw) and memory locations.
- Disassembly:** The assembly code for the `MAIN` routine is displayed. It includes instructions like `ORG OH`, `MAIN`, `CALL MAC_THRESH`, and `MOV` operations for registers R0-R7.
- Memory 1:** A memory dump window showing the first 50 bytes of memory starting at address 0x050. The data consists of FFs and FFs, indicating the expected result for the specified case.
- Command Window:** Displays error messages related to undefined identifiers for `E:CHAR` and `E:byte`.
- System Tray:** Shows the date and time as 25-01-2026 and 19:26.

- a1,a2,a3 = 18H,24H,0CH, b1,b2,b3 = 03H,02H,06H

The screenshot shows the p-Vision software interface with the following tabs open:

- Registers**: Shows registers r0 through r7 and system registers a, b, sp, sp\_max, PC \$, auxr1, and pw.
- Disassembly**: Displays assembly code for the file 24b1312\_lab3.Q1.asm. The current instruction is LJMP MAIN(C:0100).
- Memory**: Shows memory starting at address 0x50, which contains a large sequence of zeros.

The assembly code in the Disassembly tab is as follows:

```
1          1:    LJMP  MAIN
2          2:    ORG  0H
3          3:    LJMP  MAIN
4          4:    ORG  100H
5          5:    MAIN:
6          6:    CALL  MAC_THRESH
7          7:    HERE: SJMP  HERE
8          8:    ORG  130H
9          9:    MAC_THRESH:
10         10:   MAC_THRESH:
11         11:   ; Perform MAC operation
12         12:   ; Store 18-bit result at 50H,51H,52H
13         13:   ; Compare result with T1 and T2 (use XRL if required)
14         14:   ; Set/Clear P3.0 and P3.1 accordingly
15
16        16:   MOV   78H , #01H ;M1
17        17:   MOV   77H , #00H ;middle
18        18:   MOV   78H , #00H ;L1
19        19:   MOV   79H , #00H ;M2
20        20:   MOV   7AH , #80H ;middle2
21        21:   MOV   7BH , #00H ;L2
22
```

The Command window at the bottom shows the following output:

```
E 70H 18 24 0C 03 02 06
E 70H 18 24 0C 03 02 06
^
*** error 10: Syntax error
E char I:70H = 18h,24h,0Ch, 03h,02h, 06h
<
```

The status bar at the bottom right indicates the simulation time is 1073.74185750 sec, U3 C1, CAP NUM SCRLL OVR R/W, and the date is 25-01-2024.

Q2)

## SUCCESSFUL BUILD!!

C:\Users\Shweta\Desktop\24b1312\_lab3\24b1312\_lab3\_all\lab3\_Q2\24b1312\_lab3.Q2.uvproj [uVision - Non-Commercial Use License]

File Edit View Project Flash Debug Peripherals Tools SVCS Window Help

Target 1



Project 24b1312\_lab3.Q2.asm

```
1 //-- DO NOT CHANGE ANYTHING UNTIL THE **** LINE--//  
2 ORG OH  
3 LDMF MAIN  
4  
5 ORG 100H  
6 MAIN:  
7     MOV P1, #01H      ; Set P1.0 = 1  
8     CALL DELAY_1s    ; Wait 1 second  
9     MOV P1, #00H      ; Set P1.0 = 0  
10    HERE:  
11        SJMP HERE  
12  
13    ORG 130H  
14  
15    DELAY_1s:  
16        MOV R1, #100  
17    D1:  
18        ACALL delay_10ms  
19        DJNZ R1, D1  
20        RET  
21  
22    delay_10ms:  
23        push 00h  
24        mov r0, #40  
25    h2: scalr delay_250us  
26        djnz r0, h2  
27        pop 00h  
28        ret  
29  
30    delay_250us:  
31        push 00h  
32        mov r0, #244  
33    h1: djnz r0, h1  
34        pop 00h  
35        ret  
36  
37 END  
38
```

Build Output

```
creating hex file from ".\Objects\24b1312_lab3_Q2..."  
.\".\Objects\24b1312_lab3_Q2" - 0 Error(s), 0 Warning(s).  
Build Time Elapsed: 00:00:14
```

## LOGIC ANALYZER!!



## AIM

To implement a Multiply–Accumulate (MAC) operation using 8051 assembly language and perform two-threshold comparison on the computed result.

Additionally, to generate an accurate 1-second delay using instruction cycle timing and verify it using a logic analyzer.

---

## **PROCEDURE / METHOD**

- Inputs and weights were stored in internal RAM locations.
  - MAC operation was implemented using repeated multiplication and 16-bit addition.
  - The 18-bit MAC result was stored across three memory locations.
  - Threshold comparison was performed and Port P3 bits were set accordingly.
  - A 1-second delay was generated by repeatedly calling a calibrated 10 ms delay subroutine.
- 

## **RESULT / OBSERVATION**

- The MAC result was correctly computed and stored in memory locations 50H–52H.
  - Threshold conditions were correctly detected and P3.0 and P3.1 were set/cleared as specified.
  - Port P1.0 remained HIGH for approximately 1 second and then went LOW.
  - The delay measured on the logic analyzer closely matched the expected 1 second duration at 24 MHz clock frequency.
-

## **CONCLUSION**

The MAC operation and two-threshold decision logic were successfully implemented using 8051 assembly language.

A precise 1-second delay was generated using instruction cycle timing and verified experimentally using a logic analyzer, confirming correct program execution.

---

## **WHAT I LEARNT**

- How to implement Multiply–Accumulate (MAC) operations in assembly language.
  - How to handle multi-byte (18-bit) arithmetic in the 8051.
  - How instruction cycle timing depends on clock frequency and machine cycles.
  - How to construct long delays using smaller calibrated delay routines.
  - How to verify timing behavior using a logic analyzer.
- 

This experiment helped me understand instruction-level timing, multi-byte arithmetic, and how DSP-style MAC operations and delays are implemented on the 8051.

---