


24B1312 , Supriya Anand Mishra

Microprocessors Lab 3


Electrical Eng, IITB

Q1)

SUCCESSFUL BUILD!!



CODE FOR Q1!!



- a1,a2,a3 = DFH,E4H,01H, b1,b2,b3 = 00H,FFH,F1H CASE !!

The screenshot shows a debugger window with the following components:


- Registers:** A list of registers (r0-r7, Sys, a, b, sp, sp_max, PC, aux1, dptr, states, sec, psw) with their current values.
- Disassembly:** A list of assembly instructions. The first instruction is highlighted in yellow: `C:0x0000 020100 L JMP MAIN(C:0100)`. Other instructions include `ORG 0H`, `L JMP MAIN`, `ORG 100H`, `MAC THRESH`, `HERE: SJMP HERE`, `ORG 130H`, `MAC THRESH:`, `Perform MAC operation`, `Store 18-bit result at 50H,51H,52H`, `Compare result with T1 and T2 (use XRL if required)`, `Set/clear P3.0 and P3.1 accordingly`, `MOV 76H, #01H ;M1`, `MOV 77H, #00H ;middle1`, `MOV 78H, #00H ;L1`, `MOV 79H, #00H ;M2`, `MOV 7AH, #80H ;middle2`, `MOV 7BH, #00H ;L2`, and `MOV 70H, a1 ;no need!!`.
- Memory 1:** A memory dump starting at address 0x50. The first few lines show: `I:0x50: 00 E4 0D 00 00 00 00 00 00 00 00 00 00 00 00 00 00`, `I:0x64: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00`, `I:0x78: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00`, `I:0x8C: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00`, `I:0xA0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00`, `I:0xB4: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00`, `I:0xC8: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00`, `I:0xDC: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00`.
- Command:** A text area showing error messages: `*** error 34: undefined identifier`, `E CHAR I:70h = DFH,E4H,01H,00H,FFH,F1H`, `E CHAR I:70h = DFH,E4H,01H,00H,FFH,F1H`, `*** error 34: undefined identifier`, `E CHAR I:70h = -33,-28,1,0,-1,-15`.

- a1,a2,a3 = FFH,FFH,FFH, b1,b2,b3 = FFH,FFH,FFH CASE !!


The screenshot shows a debugger window with the following components:

- Registers:** A list of registers (r0-r7, Sys, a, b, sp, sp_max, PC, aux1, dptr, states, sec, psw) with their current values.
- Disassembly:** A list of assembly instructions. The first instruction is highlighted in yellow: `C:0x0000 020100 L JMP MAIN(C:0100)`. Other instructions include `ORG 0H`, `L JMP MAIN`, `ORG 100H`, `MAC THRESH`, `HERE: SJMP HERE`, `ORG 130H`, `MAC THRESH:`, `Perform MAC operation`, `Store 18-bit result at 50H,51H,52H`, `Compare result with T1 and T2 (use XRL if required)`, `Set/clear P3.0 and P3.1 accordingly`, `MOV 76H, #01H ;M1`, `MOV 77H, #00H ;middle1`, `MOV 78H, #00H ;L1`, `MOV 79H, #00H ;M2`, `MOV 7AH, #80H ;middle2`, `MOV 7BH, #00H ;L2`, and `MOV 70H, a1 ;no need!!`.
- Memory 1:** A memory dump starting at address 0x50. The first few lines show: `I:0x50: 02 FA 03 00 00 00 00 00 00 00 00 00 00 00 00 00`, `I:0x64: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00`, `I:0x78: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00`, `I:0x8C: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00`, `I:0xA0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00`, `I:0xB4: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00`, `I:0xC8: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00`, `I:0xDC: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00`.
- Command:** A text area showing error messages: `E char I:70h= 18h,24h,0Ch,03h,02h,06h`, `E byte I:70h = FFh,FFh,FFh,FFh,FFh,FFh`, `E byte I:70h = FFh,FFh,FFh,FFh,FFh,FFh`, `*** error 34: undefined identifier`, `E char I:70h = -1,-1,-1,-1,-1,-1`.



• a1,a2,a3 = 18H,24H,0CH, b1,b2,b3 = 03H,02H,06H



Q2)
SUCCESSFUL BUILD!!



LOGIC ANALYZER!!



AIM

To implement a Multiply–Accumulate (MAC) operation using 8051 assembly language and perform two-threshold comparison on the computed result.

Additionally, to generate an accurate 1-second delay using instruction cycle timing and verify it using a logic analyzer.

PROCEDURE / METHOD

- Inputs and weights were stored in internal RAM locations.
 - MAC operation was implemented using repeated multiplication and 16-bit addition.
 - The 18-bit MAC result was stored across three memory locations.
 - Threshold comparison was performed and Port P3 bits were set accordingly.
 - A 1-second delay was generated by repeatedly calling a calibrated 10 ms delay subroutine.
-

RESULT / OBSERVATION

- The MAC result was correctly computed and stored in memory locations 50H–52H.
 - Threshold conditions were correctly detected and P3.0 and P3.1 were set/cleared as specified.
 - Port P1.0 remained HIGH for approximately 1 second and then went LOW.
 - The delay measured on the logic analyzer closely matched the expected 1 second duration at 24 MHz clock frequency.
-

CONCLUSION

The MAC operation and two-threshold decision logic were successfully implemented using 8051 assembly language.

A precise 1-second delay was generated using instruction cycle timing and verified experimentally using a logic analyzer, confirming correct program execution.

WHAT I LEARNT

- How to implement Multiply–Accumulate (MAC) operations in assembly language.
 - How to handle multi-byte (18-bit) arithmetic in the 8051.
 - How instruction cycle timing depends on clock frequency and machine cycles.
 - How to construct long delays using smaller calibrated delay routines.
 - How to verify timing behavior using a logic analyzer.
-

This experiment helped me understand instruction-level timing, multi-byte arithmetic, and how DSP-style MAC operations and delays are implemented on the 8051.
