Assignment 7

Assertion Based Verification

1. Immediate Assertion

Code:

```
Date: 14/12/2023
module : assert_immediate.sv
Descrpition : System verilog - Immediate assertion -
module assert_immediate();
reg clk, grant, request;
time current_time;
initial begin
 clk = 0;
 grant = 0;
  request = 0;
  #7 request = 1;
 #7 grant = 1;
 #7 request = 0;
 #7 $finish;
end
always #1 clk = \simclk;
always @ (posedge clk)
begin
  if (grant == 1) begin
     CHECK_REQ_WHEN_GNT : assert (grant && request) begin
        $display ("Seems to be working as expected");
     end else begin
        current_time = $time;
        #1 $error("assert failed at time %0t", current_time);
     end
  end
end
endmodule
```

testbench:

```
// Code your testbench here
// or browse Examples
module tb();
initial begin
    $dumpfile("dump.vcd"); $dumpvars;
end
endmodule

/*output :

assert failed at time 21
time 22ns
assert failed at time 23
timw 24ns
assert failed at time 25
time 26ns
*/
```

2. Concurrent Assertion:

Code:

```
/*
Date : 14/12/2023
module : concurren_assertion
Descrpition : System verilog - concurrent assertion - behaviour evaluated over a
time period.The keyword "property" distinguishes a concurrent assertion from an
immediate assertion.
*/
module concurrent_assertion(
   input wire clk,req,reset,
   output reg gnt);

sequence req_gnt_seq;
   (~req & gnt) ##1 (~req & ~gnt);
endsequence

property req_gnt_prop;
   @ (posedge clk)
        disable iff (reset)
        req |-> req_gnt_seq;
```

Testbench:

```
Date: 14/12/2023
module : concurren assertion tb
`timescale 1us/100ns
module concurrent_assertion_tb();
reg clk = 0;
reg reset, req = 0;
wire gnt;
always #3 clk ++;
initial begin
 reset <= 1;
 #20 reset <= 0;
 // Make the assertion pass
 #100 @ (posedge clk) req <= 1;
 @ (posedge clk) req <= 0;
 // Make the assertion fail
 #100 @ (posedge clk) req <= 1;
  repeat (5) @ (posedge clk);
  req <= 0;
  #10 $finish;
end
concurrent_assertion dut (clk,req,reset,gnt);
   initial begin
    $dumpfile("dump.vcd"); $dumpvars;
 end
endmodule
```

```
/*
ouptut :
@129000ns Assertion Failed
@237000ns Assertion Failed
@243000ns Assertion Failed
@249000ns Assertion Failed
@255000ns Assertion Failed
@261000ns Assertion Failed
*/
```

3. SVA built in methods : \$rose ; \$fell ; \$Stable


Code:

```
Date: 14/12/2023
Descrpition : System verilog - $rose ; $fell ; $stable
$rose - a system task which can be used to detect a positive edge of the given
signal.
$fell - Similar to $rose but, this is to detect the negative edge of the given
$stable - returns true if the value of the expression did not change. Otherwise,
it returns false.
module tb;
  bit a ;
  bit clk;
  sequence s_a;
   @(posedge clk) $rose(a); // sequence checks for "a" value at every +ve edge
if it doesn't occur it returns false. thus the assertion fails.
    // replace with $stable(a) & $fell(a) when needed.
  endsequence
  assert property(s_a);
   always #10 clk = ~clk;
    initial begin
      for(int i = 0; i<10; i++)begin
        a = $random;
        @(posedge clk);
```


```
$display("[%0t] a = %0d", $time,a);
end
    #20 $finish;
end
initial begin
    $dumpfile("dump.vcd"); $dumpvars;
end
end
```

Outputs:


Immediate Assertion output:



Concurrent Assertion:



SVA built in methods- \$rose \$fell \$stable



Inference:

Thus, from the above experiments we can understand the basic concepts of immediate and concurrent assertions and how the both differ and, we were able to learn about SVA built in methods \$rose, \$fell, \$stable.

- Immediate Assertion : https://edaplayground.com/x/Pm6
- Concurrent Assertion: https://edaplayground.com/x/NuWn
- SVA built in methods \$rose \$fell \$stable : https://edaplayground.com/x/Nugy
- Output Screenshots <u>Assertion based verification</u>