

Assignment 7

Assertion Based Verification

1. Immediate Assertion

Code :

```
/*
Date : 14/12/2023
module : assert_immediate.sv
Description : System verilog - Immediate assertion -
*/

module assert_immediate();

reg clk, grant, request;
time current_time;

initial begin
    clk = 0;
    grant = 0;
    request = 0;
    #7 request = 1;
    #7 grant = 1;
    #7 request = 0;
    #7 $finish;
end

always #1 clk = ~clk;

always @ (posedge clk)
begin
    if (grant == 1) begin
        CHECK_REQ_WHEN_GNT : assert (grant && request) begin
            $display ("Seems to be working as expected");
        end else begin
            current_time = $time;
            #1 $error("assert failed at time %0t", current_time);
        end
    end
end
endmodule
```

Honour Pledge: I affirm that I will not give or receive any unauthorized help on this lab, and that all work will be my own

testbench :

```
// Code your testbench here
// or browse Examples
module tb();
    initial begin
        $dumpfile("dump.vcd"); $dumpvars;
    end
endmodule

/*output :

assert failed at time 21
time 22ns
assert failed at time 23
time 24ns
assert failed at time 25
time 26ns
*/
```

2. Concurrent Assertion :

Code :

```
/*
Date : 14/12/2023
module : concurren_assertion
Description : System verilog - concurrent assertion - behaviour evaluated over a
time period.The keyword "property" distinguishes a concurrent assertion from an
immediate assertion.
*/
module concurrent_assertion(
    input wire clk,req,reset,
    output reg gnt);

sequence req_gnt_seq;
    (~req & gnt) ##1 (~req & ~gnt);
endsequence

property req_gnt_prop;
    @ (posedge clk)
    disable iff (reset)
    req |-> req_gnt_seq;
endproperty
```

Honour Pledge: I affirm that I will not give or receive any unauthorized help on this lab, and that all work will be my own

```

endproperty

req_gnt_assert : assert property (req_gnt_prop)
                  else
                    $display("@%0dns Assertion Failed", $time);

always @ (posedge clk)
    gnt <= req;
endmodule

```

Testbench :

```

/*
Date : 14/12/2023
module : concurren_assertion_tb
*/
`timescale 1us/100ns
module concurrent_assertion_tb();

reg clk = 0;
reg reset, req = 0;
wire gnt;

always #3 clk ++;

initial begin
    reset <= 1;
    #20 reset <= 0;
    // Make the assertion pass
    #100 @ (posedge clk) req <= 1;
    @ (posedge clk) req <= 0;
    // Make the assertion fail
    #100 @ (posedge clk) req <= 1;
    repeat (5) @ (posedge clk);
    req <= 0;
    #10 $finish;
end
concurrent_assertion dut (clk, req, reset, gnt);
    // to display waveform.
    initial begin
        $dumpfile("dump.vcd"); $dumpvars;
    end
endmodule

```

Honour Pledge: I affirm that I will not give or receive any unauthorized help on this lab, and that all work will be my own

```

/*
ouptut :
@129000ns Assertion Failed
@237000ns Assertion Failed
@243000ns Assertion Failed
@249000ns Assertion Failed
@255000ns Assertion Failed
@261000ns Assertion Failed
*/

```

3. SVA built in methods : \$rose ; \$fell ; \$stable

Code :

```

/*
Date : 14/12/2023
Descrpition : System verilog - $rose ; $fell ; $stable

$rose - a system task which can be used to detect a positive edge of the given
signal.

$fell - Similar to $rose but, this is to detect the negative edge of the given
signal.

$stable - returns true if the value of the expression did not change. Otherwise,
it returns false.
*/
module tb;
    bit a ;
    bit clk;

    sequence s_a;
        @(posedge clk) $rose(a); // sequence checks for "a" value at every +ve edge
        if it doesn't occur it returns false. thus the assertion fails.
        // replace with $stable(a) & $fell(a) when needed.
    endsequence

    assert property(s_a);

    always #10 clk = ~clk;
    initial begin
        for(int i = 0; i<10; i++)begin
            a = $random;
            @(posedge clk);

```

Honour Pledge: I affirm that I will not give or receive any unauthorized help on this lab, and that all work will be my own


```

        $display("[%0t] a = %0d", $time,a);
    end
    #20 $finish;
end
initial begin
    $dumpfile("dump.vcd"); $dumpvars;
end
endmodule

```

Outputs :

Immediate Assertion output :



Honour Pledge: I affirm that I will not give or receive any unauthorized help on this lab, and that all work will be my own

Concurrent Assertion :

[illegible]

SVA built in methods- \$rose \$fell \$stable

The screenshot displays the EDA Playground web interface. At the top, there's a navigation bar with 'EPWave beta', 'Load', 'Save', 'Examples', and 'About' buttons. The address bar shows the URL 'https://edaplayground.com/x/Nugy'. Below this, a control bar includes 'Get Signals', 'Radix', a search bar, and zoom controls. The main area shows a digital waveform with signals 'a' and 'clk' over a time range from 0ns to 200ns. Below the waveform, a text area displays the simulation log, which includes messages from the Synopsys VCS simulator, such as 'On the line: 200 seconds to compile + .106 seconds to elab + .114 seconds to link' and 'Chromologic VCS simulator copyright 1991-2021'. The left sidebar contains a 'Brought to you by DOULOS' message and a 'Testbench & Design' section with options for 'SystemVerilog/Verilog', 'UVM / OVM', and 'Other Libraries'. There's also a 'Tools & Simulators' section with a dropdown for 'Synopsys VCS 2021.09' and a 'Run Options' section with checkboxes for 'Use make for file', 'Use run bash shell script', 'Open EPWave after run', 'Show output file after run', and 'Download files after run'. At the bottom, there's an 'Examples' section with a link to 'using EDA Playground Vhdl Verilog/SystemVerilog UVM'.

Honour Pledge: I affirm that I will not give or receive any unauthorized help on this lab, and that all work will be my own

Inference :

Thus, from the above experiments we can understand the basic concepts of immediate and concurrent assertions and how they differ and, we were able to learn about SVA built-in methods \$rose, \$fell, \$stable.

- Immediate Assertion : <https://edaplayground.com/x/Pm6>
- Concurrent Assertion : <https://edaplayground.com/x/NuWn>
- SVA built-in methods - \$rose \$fell \$stable : <https://edaplayground.com/x/Nugy>
- Output Screenshots – [Assertion based verification](#)