
# **LAB 4 Report**





# **Execution Time Calculation:**

Execution Time = Total Cycles \*(1/ Frequency(default))

= 24318949 \* (1/(1200\*10^6))

= 0.02 s





The run time dynamic power is observed to be dominated by the data cache.

## **Frequency Variation**

Frequency	IPC	Power(W)	Energy(J)	Energy Delay Product
900	0.323284	2.674	0.07225	1.95 * 10^-3
1200	0.323284	3.5223	0.07044	1.408 * 10^-3
1500	0.323284	4.27923	0.06937	1.124 * 10^-3

## **Explanation:**

Dynamic Power =  $C(V^2)f$ 

Thus  $P \alpha f$ 

As frequency increases we observe that the Power correspondingly increases.

## **GHR Variation**

GHR Length	IPC	Power(W)	Energy(J)	Energy Delay Product
12	0.323284	3.5223	0.07044	1.408 * 10^-3
8	0.315881	3.4641	0.0718	1.488 * 10^-3
4	0.306698	3.39194	0.07245	1.547 * 10^-3

## **Explanation:**

The number of mis-predictions decreases with increase in GHR for this trace. That is storing longer histories helps predict branches having correlation over longer duration. Due to less miss-prediction the IPC is seen to increase. Also, as the prediction improves, the number of control hazards decreases leading to better utilization of the pipeline. Resulting in decrease in execution time. Power being inversely proportional to time, it increases correspondingly. For the same reason, the energy decreases because now the entire system is active for a lesser amount of time and with better efficiency.

## **Cache Size Variation**

Cache Size	IPC	Power(W)	Energy(J)	Energy Delay Product
1 MB	0.323284	3.5223	0.07044	1.408 * 10^-3
2 MB	0.323284	3.76637	0.07532	1.506 * 10^-3
4 MB	0.323284	4.57129	0.09142	1.828 * 10^-3

## **Explanation:**

It is observed that trace's working set requirements is satisfied by a cache size of 1MB. Resulting in a similar number of capacity misses. The IPC is thus observed to remain same. The change in IPC is observed when the cache size is decreased to the range of 64-128 KB range. Although the IPC remains same, the power increases due to the additional hardware which includes comparator logic, tag store, etc. This increases the power, which is ultimately wasted.

## **Counter Values for all simulation test cases**

#### **Default Case:**

no\_total\_instructions:7861921 no\_total\_cycles:24318949 no\_fp\_instructions:7168 no\_int\_instructions:5105019 no\_branch\_instructions:1603095 no\_load\_instructions:1739490 no\_store\_instructions:978692

no\_icache\_read\_accesses:7861921 no\_branch\_mispredictions:50706 no\_scheduler\_access:24128251 no\_int\_regfile\_reads:1927819 no\_float\_regfile\_reads: 14336

no\_mul\_accesses:3494784

no\_dcache\_reads:1888787 no\_dcache\_writes:979580 no\_memory\_accesses:3029 no\_dcache\_read\_miss:5040

no\_dcache\_write\_miss:2141

no\_tlb\_miss:154337

no\_int\_regfile\_writes:1489064 no\_float\_regfile\_writes: 7168

## **GHR = 8**

no\_total\_instructions:7861921 no\_total\_cycles:24475306 no\_fp\_instructions:7168 no\_int\_instructions:5105019 no\_branch\_instructions:1603095 no\_load\_instructions:1739490 no\_store\_instructions:978692

no\_icache\_read\_accesses:7861921 no\_branch\_mispredictions:241040 no\_scheduler\_access:23522229 no\_int\_regfile\_reads:1927819 no\_float\_regfile\_reads: 14336

no\_mul\_accesses:3494784

no\_dcache\_reads:1806024 no\_dcache\_writes:979570 no\_memory\_accesses:3029 no\_dcache\_read\_miss:5040

no\_dcache\_write\_miss:2151

no\_tlb\_miss:71574

no\_int\_regfile\_writes:1489064 no\_float\_regfile\_writes: 7168

## GHR = 4 rest default

no\_total\_instructions:7861921 no\_total\_cycles:25634041 no\_fp\_instructions:7168 no\_int\_instructions:5105019 no\_branch\_instructions:1603095 no\_load\_instructions:1739490 no\_store\_instructions:978692

no\_icache\_read\_accesses:7861921 no\_branch\_mispredictions:490321 no\_scheduler\_access:23600412 no\_int\_regfile\_reads:1927819 no\_float\_regfile\_reads: 14336

no\_mul\_accesses:3494784

no\_dcache\_reads:1888817 no\_dcache\_writes:979583 no\_memory\_accesses:3029 no\_dcache\_read\_miss:5010

no\_dcache\_write\_miss:2138

no\_tlb\_miss:154337

no\_int\_regfile\_writes:1489064 no\_float\_regfile\_writes: 7168

## Cache Size: 2 MB

no\_total\_instructions:7861921

no\_total\_cycles:24318949

no\_fp\_instructions:7168

no\_int\_instructions:5105019

no\_branch\_instructions:1603095

no\_load\_instructions:1739490

no\_store\_instructions:978692

no\_icache\_read\_accesses:7861921

no\_branch\_mispredictions:50706

no\_scheduler\_access:24128251

no\_int\_regfile\_reads:1927819

no\_float\_regfile\_reads: 14336

no\_mul\_accesses:3494784

no\_dcache\_reads:1888787

no\_dcache\_writes:979580

no\_memory\_accesses:3029

no\_dcache\_read\_miss:5040

no\_dcache\_write\_miss:2141

no\_tlb\_miss:154337

no\_int\_regfile\_writes:1489064

no\_float\_regfile\_writes: 7168

## Cache Size: 4 MB

no\_total\_instructions:7861921

no\_total\_cycles:24318949

no\_fp\_instructions:7168

no\_int\_instructions:5105019

no\_branch\_instructions:1603095

no\_load\_instructions:1739490

no\_store\_instructions:978692

no\_icache\_read\_accesses:7861921

no\_branch\_mispredictions:50706

no\_scheduler\_access:24128251

no int regfile reads:1927819

no\_float\_regfile\_reads: 14336

no\_mul\_accesses:3494784

no\_dcache\_reads:1888787 no\_dcache\_writes:979580 no\_memory\_accesses:3029 no\_dcache\_read\_miss:5040

no\_dcache\_write\_miss:2141

no\_tlb\_miss:154337

no\_int\_regfile\_writes:1489064 no\_float\_regfile\_writes: 7168