

# PCB MANUFACTURING SPECIFICATIONS

## "Altium Templates"

### SPECIFICATIONS

NOTE #	NOTE
1	ALL SPECIFICATIONS REFERENCED ARE OF THE REVISION SPECIFIED IN THE TITLE BLOCK
2	SUPPLIER SHALL NOT MODIFY THE DESIGN OR APPROVED STACK-UP WITHOUT WRITTEN PERMISSION
3	ALL MATERIALS SHALL BE RoHS COMPLIANT AND FINAL PRODUCT SHALL BE ACCEPTABLE TO USE IN RoHS ASSEMBLY. RoHS LOGO SHALL BE MARKED IN SILKSCREEN INK NEAR BY THE SUPPLIER.
4	COPPER FOIL: REFER TO LAYER STACK LEGEND FOR Cu THICKNESS DETAILS. ALL Cu THICKNESSES ARE FINISHED AND INCLUDE BASE FOIL PLUS Cu PLATING ON PLATED LAYERS
5	ELECTRICAL TEST: ALL PRINTED CIRCUITS SHALL BE 100% ELECTRICALLY TESTED FOR OPENS/SHORTS USING PROVIDED NETLIST. REJECTED PRINTED BOARDS MUST BE CLEARLY MARKED WITH NON-CONDUCTIVE, PERMANENT INK.
6	MARKINGS: VENDOR MARKING AND DATE/LOT CODES SHALL BE LOCATED ON THE BOARD IN THE RESERVED AREA AS SPECIFIED IN THE GERBER LAYER "PCBM_NOTES" BY THE TEXT "PLACE MARKINGS HERE".
7	MARKINGS: THE SIDE ONTO WHICH PLACE THE MARKINGS IS AT THE SUPPLIER DISCRESSION UNLESS OTHERWISE NOTED ONTO THE LAYER "PCBM_NOTES"
8	SUPPLIER SHALL CHECK PCBM_NOTES LAYER BEFORE ASKING FOR CLARIFICATIONS
9	MANUFACTURE TENTED/PLUGGED VIAS AS SPECIFIED IN THE GERBER FILES

### SPECIFICATIONS

LENGHT	80.00mm
WIDTH	75.00mm
LAYERS	2
MATERIAL	FR-4
MATERIAL MIN TG	130-140
TRACK WIDTH/CLEARANCE	8 mils / 8 mils
THICKNESS	1.6mm
COPPER THICKNESS	35um (1oz)
SOLDERMASK	YES, TOP AND BOTTOM
SOLDERMASK COLOR	RED
SILKSCREEN	YES, TOP AND BOTTOM
SILKSCREEN COLOR	WHITE
SURFACE FINISH	HASL LEAD FREE
GOLD FINGERS	NO
CHAMFERING	NO
IMPEDANCE CONTROL	NO
HALF-CUT/CASTELLATED HOLES	NO
BURIED/BLIND VIAS	NO
VIAS FILLED WITH RESIN	NO
CARBON MASK	NO
COUNTERSINKS/COUNTERBORES	NO
Z-AXIS MILLING	NO
PEELABLE SOLDERMASK	NO

### Layer Stack Legend

Material	Layer	Thickness	Dielectric Material	Type	Gerber
	Top Overlay			Legend	GTO
Surface Material	Top Solder	0.03mm	SM-001	Solder Mask	GTS
Lead-Free	Top Surface Finish	0.02mm		Surface Finish	
CF-004	Top Layer	0.04mm		Signal	GTL
Core		1.50mm	Core-043	Dielectric	
CF-004	Bottom Layer	0.04mm		Signal	GBL
Lead-Free	Bottom Surface Finish	0.02mm		Surface Finish	
Surface Material	Bottom Solder	0.03mm	SM-001	Solder Mask	GBS
	Bottom Overlay			Legend	GBO

Total thickness: 1.66mm


NON-COPPER LAYER THICKNESS FOR REFERENCE ONLY  
LAYERS OF TYPE "INTERNAL PLANE" ARE NEGATIVE

Title: Altium Templates		Author:	My Company Address Line 1 Address Line 2 Address Line 3 Address Line 4
Size: A3		Approved:	
Prj: Altium Templates		CONFIDENTIAL	
Date: 25/08/2020 22:45		Edited: 25/08/2020	
Sheet 1 of 3		Variant: [No]	
Git Hash: 88fa67347b06f5fe63a4e93aac127bdf		SW version: 14.287	
File: C:\Users\d\Documents\Fermium\AltiumTemplates\Draftsman\PCB MANUFACTURING.DwfDot			

[YOUR LOGO HERE]


1

Board (Scale 1:1)



2

Drill Drawing View (Scale 1:1)




1

2

3

PCBM Notes (Scale 1:1)



4

Drill Table

Symbol	Count	Hole Size	Plated	Hole Tolerance
○	3	0.71mm	Plated	
□	3	0.76mm	Plated	
	6 Total			

3









5

ALWAYS CAREFULLY READ  
THE NOTES ON THIS LAYER!

4

6

6

	A	B	C	D	E	F	G	H																								
1	<div>Top Layer (Scale 3:2)</div> 				<div>Bottom Layer (Scale 3:2)</div> 																											
2																																
3																																
4	<div>Top Paste (Scale 1:2)</div> 		<div>Bottom Paste (Scale 1:2)</div> 		<div>Top Solder (Scale 1:2)</div> 		<div>Top Paste (Scale 1:2)</div> 																									
5																																
6	<div>Top Overlay (Scale 1:2)</div> 		<div>Bottom Overlay (Scale 1:2)</div> 	<table><tr><td colspan="2">Title: Altium Templates</td><td colspan="2">Author:</td></tr><tr><td colspan="2">Size: A3</td><td colspan="2">Approved:</td></tr><tr><td colspan="2">Prj: Altium Templates</td><td colspan="2">CONFIDENTIAL</td></tr><tr><td colspan="2">Date: 25/08/2020 22:45</td><td colspan="2">Edited: 25/08/2020</td></tr><tr><td colspan="2">Git Hash: 88fa67347b06f5fe63a4e93aac127bdf</td><td colspan="2">Variant: [No</td></tr><tr><td colspan="2">File: C:\Users\d\Documents\Fermium\AltiumTemplates\Draftsman\PCB MANUFACTURING.DwfDot</td><td colspan="2">SW version: 14.287</td></tr></table>				Title: Altium Templates		Author:		Size: A3		Approved:		Prj: Altium Templates		CONFIDENTIAL		Date: 25/08/2020 22:45		Edited: 25/08/2020		Git Hash: 88fa67347b06f5fe63a4e93aac127bdf		Variant: [No		File: C:\Users\d\Documents\Fermium\AltiumTemplates\Draftsman\PCB MANUFACTURING.DwfDot		SW version: 14.287		<div>My Company</div> <div>Address Line 1</div> <div>Address Line 2</div> <div>Address Line 3</div> <div>Address Line 4</div> <div>[YOUR LOGO HERE]</div>
Title: Altium Templates		Author:																														
Size: A3		Approved:																														
Prj: Altium Templates		CONFIDENTIAL																														
Date: 25/08/2020 22:45		Edited: 25/08/2020																														
Git Hash: 88fa67347b06f5fe63a4e93aac127bdf		Variant: [No																														
File: C:\Users\d\Documents\Fermium\AltiumTemplates\Draftsman\PCB MANUFACTURING.DwfDot		SW version: 14.287																														
	A	B	C	D	E	F	G	H																								