


1.

Overflow diagram



2. There are four cases for the possibility of combine of sign-bit.

for case 1, 0 or 0, 1 the carry in and carry out always stay the same.

$\begin{array}{r} 0 \\ + 0 \\ \hline 0 \end{array}$	$\begin{array}{r} 1 \\ + 0 \\ \hline 0 \end{array}$	$\begin{array}{r} 1 \\ + 1 \\ \hline 1 \end{array}$	$\begin{array}{r} 0 \\ + 1 \\ \hline 0 \end{array}$
---	---	---	---

Thus, if exists carry in is different with carry out, the sign-bit must be the same: 0, 0 case and 1, 1 case.

For 0, 0 case:

$\begin{array}{r} 0 \\ + 0 \\ \hline 0 \end{array}$	$\begin{array}{r} 0 \\ + 0 \\ \hline 1 \end{array}$
---	---

For 1, 1 case:

$\begin{array}{r} 1 \\ + 1 \\ \hline 0 \end{array}$	$\begin{array}{r} 1 \\ + 1 \\ \hline 1 \end{array}$
---	---


we can see, when carry-in-sign-bit  $\neq$  carry-out-sign-bit, the sign of sum will be different from the sign of operators, and overflow will happen.

Therefore, when carry-in-sign-bit  $=$  carry-out-sign-bit, operation signs will be equal and sign of sum will be different from sign of operations.

They have the same condition for overflow.

3.

S	I
0	$I_0$
1	$I_1$



4.

$$\text{Speedup} = \frac{1}{(1 - \text{FracEnh}) + \frac{\text{FracEnh}}{\text{SpeedupEnh}}}$$

In this case here, Fraction Enhance is 25%

$$\text{Thus speedup} = \frac{1}{(1 - 0.25) + \frac{\text{FracEnh}}{\text{SpeedupEnh}}} = \frac{1}{0.75 + \frac{\text{FracEnh}}{\text{SpeedupEnh}}}$$

$$\text{In the best case, } \frac{\text{FracEnh}}{\text{SpeedupEnh}} \approx 0 \rightarrow \lim_{\text{SpeedupEnh} \rightarrow \infty} \frac{\text{FracEnh}}{\text{SpeedupEnh}} = 0$$

Thus, the best we can get for speedup is  $\frac{1}{0.75} \approx 1.33$ .

However,  $1.7 > 1.33$ . Therefore, that is impossible to speedup of 1.7 to the whole program by just enhancing floating point instruction.