1.

lw \$ t0, 16(\$51)

lw \$t1;, 36(\$51)

Sw \$t0, 36(\$51)

Sw \$t1, 16(\$51)

2. \$51: A1 B2C3 D4

10100001101100101100 0011 1101 0100

Sar 3

1111 0100 0011 0110 0101 1000 0111 1010

F 4 3 6 5 8 7 A

New \$t1: F436587A]


1/11 0/100 00111 0110 0101 1000 0111 1010

str 1
0111 11010 0001 1011 0010 1100 0011 1101
7 A 51 B 2 C 3 D

newstr: 7A1B2C3D

3.

SW \$51, 4 (\$Zero) I Mem access



SW \$52, 8 C\$Zero) -1 mem access

W\$1, 6C\$Zero)

2 Mem accesses

\$51: C3 D4 5A 6B

505 11	80
11 20	
10	7C
9	68
8	5A
363 11 10 9 8 7 36	D4
76	C3
41	BZ
y [A_{1}
4	

There are 1+1+2=4 memory accesses are made.

4. ca) add \$t1,\$52,\$51

lw \$t0,4C\$t1)

bne \$t0,\$55.End

addi \$51,\$51,2

5ubi \$51,\$51,1

j Start

11.

type: R

type: I

type: I

type: I

type: 1

type: J

addressing mode: Register addressing

a dolressing mode: base/displacement

addressing mode: PC-relative

addressing mode: Immediate

addressing mode: 1 mme diate

addressing mode direct addressing

lw \$ to, 4 csti): 8D090004

bre \$to, \$t5, End: 15150001

5. The addressing mode used in Jump instruction is direct addressing mode

The direct addressing its a scheme in which the address specifies which memory word or register contains the operand.

In Jump instruction Po will execute the instruction which is on the address that stored in operand if the condition is suisfied. like I start, PC will execute the instruction which is stored in "start". Because ''start" is actually an variable nume for an address. Thur is direct addressing