# **CprE 381: Computer Organization and Assembly-Level Programming**

# **Project Part 1 Report**


**Team Members:** Anthony Manschula

Henry Shires

Project Teams Group #: TermProj 3 02

Please see this folder for full-resolution waveform images.

[Part 1 (d)] Include your final MIPS processor schematic in your lab report.




Our MIPS Single-Cycle Processor design

[Part 2 (a.i)] Create a spreadsheet detailing the list of *M* instructions to be supported in your project alongside their binary opcodes and funct fields, if applicable. Create a separate column for each binary bit. Inside this spreadsheet, create a new column for the *N* control signals needed by your datapath implementation. The result should be an *N\*M* table where each row corresponds to the output of the control logic module for a given instruction.

Spreadsheet: Processor Control Signals - TermProj 3 02

[Part 2 (a.ii)] Implement the control logic module using whatever method and coding style you prefer. Create a testbench to test this module individually and show that your output matches the expected control signals from problem 1(a).




As programmed in the test bench, the QuestaSim waveform outputs all opcodes in the order listed in our control signals spreadsheet. The spreadsheet can then be easily read from top to bottom and compared with the waveform from left to right. Following this process, each control signal output matches its intended values for our control unit implementation. Note: The  $s\_iRt$  signal is undefined until it is set in the test bench by the bgez instruction. Then its values appear as intended for the remaining branch instructions that require it.

[Part 2 (b.i)] What are the control flow possibilities that your instruction fetch logic must support? Describe these possibilities as a function of the different control flow-related instructions you are required to implement.

The instruction fetch logic must support several cases: Sequential execution (standard non-control flow instructions), conditionally setting the PC to an instruction address given by an immediate (branching) and occasionally setting \$ra to the next instruction address in the case of b\*al, and unconditionally setting the PC to the value of an immediate (jump) and setting \$ra to the next instruction address in the case of a jal.

[Part 2 (b.ii)] Draw a schematic for the instruction fetch logic and any other datapath modifications needed for control flow instructions. What are additional control signals needed?



Additional control signals we elected to include in our design:

- s\_jump: Controls whether the PC takes PC+4 (or branch address), a jump address specified by an immediate, or an address value specified in a register from jr.
- We also designed a standalone branch control module, which takes the s\_BranchType signal generated from the control unit and determines whether a branch should be taken based on input data and the type of control flow being performed.

[Part 2 (b.iii)] Implement your new instruction fetch logic using VHDL. Use QuestaSim to test your design thoroughly to ensure it works as expected. Describe how the execution of the control flow possibilities corresponds to the QuestaSim waveforms in your writeup.

	··· I I I I I I I														
<b>△</b>	Msgs														
↓ /tb/MyMips/iCLK	A Table														
	0		ها کال		ساکات	ست کا آن	— الكان		صواكات	سر کال	سر کا ا				
■	32'h08100013	(21280123	I3C017FFF	I 3421FFFF	101014021	I3C090204	I01284821	101095024	I312B02F0	I3C081234	I3C091234	111090001	15090001	120211245	
PC PC	321100100013	(21280123	130017	34211111	101014021	130090204	101204021	101093024	131200210	130001234	12003153#	11090001	13030001	720211245	
→	32'h0040004C	(00400004	100400008	I 004000C	100400010	100400014	100400018	10040001C	100400020	100400024	100400028	00400030	00400034	00400038	
■ ★ /tb/MyMips/PC/o_Data  ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■	32'h00400038	(00400000	00400004	00400008	10040000C	00400010	00400014	00400018	0040001C	00400020	100400024	100400028	00400030	00400034	
— PCP4 Adder —				صر يول		سريوا/	سرسار					هر سيا ال			ريط
The hydron of th	32'h0040003C	(00400004	00400008	004000C	100400010	100400014	100400018	I 0040001C	00400020	00400024	00400028	0040002C	00400034	00400038	
Jump Address	A		سر سیال	سا سیا ک	سا بيها ا	ساويا ا	سرسيا ا		سد بيدار		ساسيا ا	صريبيا الأ			
		(1280123	0017FFF	021FFFF	1014021	0090204	1284821	1095024	12B02F0	0081234	0091234	1090001		0211245	
/tb/MyMips/sl2_jaddr/o_shft_data_resize	28'h040004C	(4A0048¢	005FFFC	I 087FFFC	4050084	0240810	4A12084			02048D0	02448D0	4240004		0844914	
	32'h0040004C	(04A0048C	0005FFFC	0087FFFC	04050084	00240810	I04A12084	04254090	04AC0BC0	002048D0	002448D0	04240004		00844914	
Branch Address															
■ 🕹 /tb/MyMips/sl2 branch/i data	32'h00000013	(00000123	00007FFF	0000FFFF	00004021	00000204	00004821	00005024	1000002F0	00001234		00000001		00001245	
■		(0000048C	I 00001FFFC	I 0003FFFC	100010084	100000810	00012084	100014090	100000BC0	1000048D0		100000004		100004914	
tb/MyMips/s pc plus 4	32'h0040003C	(00400004	100400008	004000C	00400010	00400014	00400018	0040001C	100400020	100400024	00400028	0040002C	100400034	00400038	
http://www.ips/s_pc_pius_4  http://www.ips/branch_adder/o_Sum	32'h00400088	(00400490	100420004	100440008	100410094	100400824	10041209C	1004140AC	100400020 100400BE0	100400024 1004048F4	100400028	100400020	100400034	10040494C	
	321100400088	100400490	100420004	.00440008	100410094	100400824	10041209C	,004140AC	,00400BE0	1004048F4	1004048F8	100400030	,00400038	.0040494C	
Branch Control Module			صريطال									هريسال			والط
■   Ab/MyMips/branch_control/i_dsrc1	32'h00000000	(00000000		7FFF0000	00000123	100000000	02040000	80000122	82040122	00000000		12340000		7FFFFFFF	
■	32'h00000000	(00000000	100000000	17FFF0000	17FFFFFFF	100000000	I 80000122	82040122	100000000	80000122	182040122	12340000			
/tb/MyMips/branch_control/i_BrType	3'h7	(7	سروساء	سر وسات	سروسات	-	سروساءً	سيستة	سروسان		سر سراحات	[0	1	7	ريط
/tb/MyMips/branch_control/o_Branch	0						- بروسال								
- Branch Mux -															
//tb/MyMips/branch mux/i S (branch high)	0		سر سکال	سر سکاک	سر کاک	سر سال	سرسماء	سر سکاگ	سير و کال	سر سال	سر سکا ا			هر پرسالک	
/tb/MyMips/branch mux/i D0	32'h0040003C	(00400004	100400008	I0040000C	100400010	100400014	100400018	[0040001C	100400020	100400024	100400028	0040002C	100400034	100400038	
tb/MyMips/branch mux/i D1	32'h00400088	(00400490	100420004	00440008	100410094	100400824	0041209C	0040001C	100400BE0	1004048F4	1004048F8	00400030	100400038	10040494C	
— Final PC Mux	321100-100	(00400450	00/1207	.004.4000	004200	00015333	The same of the sa	TOOM STORE	00400	Trans.	0013.13		- Contract	U.S.	
■ # /tb/MyMips/j_jr_b_mux/i_reg_bus	(32'hFEEDFAC	{{ }{FEEDFACE}{(00000000)}{(04	VESEDE (CE) (	CEEDEACE VIZ	(CEEDEACE) (O	(SEEDEACE) (O	ACCEDE (CE) (	ALEEDE (CE) 10	VECEDEACE) (0	VESS DEACE VIII	VESEDEACEV/	ACCEDEACE)	" "EEEDEACE	" "FEEDEACE)	-
		{: ;{FEEDFACE}{000000000}{04	, (FEEDFACE)	U A (FEED PACE) (1.	(FEEDTAGE, 10	(FEEDFACE NO.		J (FEEDFACE) U	. A (FEEDPACE) (O	(FEEDI-ACE) NO	(FEEDFACE)	[[FEEDPACE]	I (FEEDFACE	{1{FEEDFACE	4
<b>P</b> → (3)				735550000	000001111	00000000	20040000	00000100	200104 20	20000000		10010000		1355	
<b>p</b> ♦ (2)	32'h00000000	(00000000		7FFF0000	00000123	00000000	02040000	80000122	82040122	00000000		12340000		7FFFFFFF	
<b>‡</b> - <b>\$</b> (1)	32'h0040004C	(04A0048C	0005FFFC	0087FFFC	04050084	00240810	04A12084	04254090	04AC0BC0	002048D0	002448D0	04240004		00844914	
<b>i</b> ❖ (0)	32'h0040003C	(00400004	00400008	10040000C	100400010	00400014	00400018	0040001C	00400020	00400024	00400028	00400030	00400034	100400038	
//tb/MyMips/j_jr_b_mux/i_sel	2'h1	0	سيساء	سريس ال		سيساء		سريسات	سيسان	هريكار	سيساء	صوي ا	ويسمة		
	32'h0040004C	(00400004	00400008	0040000C	00400010	00400014	00400018	0040001C	00400020	00400024	00400028	00400030	00400034	00400038	
- Register Write Val Mux -		صروب المساحد	سر رسال	سر پرسام	هر پرسال		سروساك	بي روساك	سر رسال	سر بساء	سر پرسا	الروس ال			
□ 4 /tb/MyMips/alu dmem mux/i reg bus	{32'h00130000}	(f X{01230000}{00400004}{XXX	{7EFF0000} {00	0 (EEFF0000) {00.	[40210000] (00	(02040000) (00	[48210000] (00	1 {50240000} {00	*{02E00000} {00	(12340000) (00	(12340000) (00	(00010000) (0	(00010000)	(00 {12450000} {0	10
(3)		(01230000	17FFF0000	IFFFF0000	140210000	102040000	I 48210000	150240000	102F00000	112340000		100010000		112450000	
(3) (2)	32'h0040003C	(00400004	100400008	1004000C	100400010	100400014	100400018	10040001C	100400020	100400024	100400028	10040002C	100400034	100400038	
	32'hXXXXXXXX	XXXXXXXX	,00466666	,00400000	00400010	.00400014	00400015	100400010	,00400020	,00400024	00400025	100400020	100400034	,00400030	
± <b>2</b> (1)			00007555	3555555	000001110	00000004	200 101 20	00000100	20000000	20004224		10010000		00001244	
₫ ♦ (0)	32'h00000000	(00000123	00007FFF	7FFFFFFF	80000122	00000204	82040122	80000122	00000020	00001234		12340000		80001244	
* //tb/MyMips/alu_dmem_mux/i_sel	2'h0	(0	(3	(0		[3	10			(3		10			
/tb/MyMips/alu_dmem_mux/o_reg	32'h00000000	(00000123	7FFF0000	7FFFFFFF	80000122	02040000	82040122	80000122	00000020	12340000		12340000		80001244	
© ■ • Now	/ 540 ns	annondronomic borondronom	ahaaaalaaa	and an and an an	<u>udanaminan</u>	administration of	nimminus	antanana lanang	diminidani	dominion	adamandana	mhonomhon	and an analog	milimini	ш
	1000000000	ns 20 ns 4	40 ns	60 ns 8	80 ns 1	100 ns 1	120 ns	140 ns 16	60 ns 18	80 ns 2	200 ns	220 ns	240 ns	260 ns	280
© ≱ ⊜ Cursor 1	L 280 ns														280
[7		EI .						1							
•															
	1777														_
4 S 1	WISUSI														

	Msgs														
↓ /tb/MyMips/iRST 0															
± → /tb/MyMips/s_Inst 32															
— PC ——————————————————————————————————	2'h08100013	2021	08100013	OC100018	001FA821	104010004	1D000004	18000004	3C088FFF	05000004	05310002	03E00008	05100001	03E00008	500000d0
	2'h0040004C	0040	00400040	00400060	100400064	100400078	10040008C	1004000A0	I 004000A4	1004000B8	004000C4	1004000BC	I004000C4	100400000	1004000¢4
		0040		0040004C	00400060	100400064	100400078	10040008C			004000B8		1004000BC		004000C0
PCP4 Adder —															
■	2'h0040003C	0040	0040003C	00400050	00400064	100400068	0040007C	00400090	I 004000A4	004000A8	004000BC	1004000C8	004000C0	004000C8	004000¢4
■ 🍁 /tb/MyMips/sl2_jaddr/i_data 26	5'h0100013	0211	0100013	0100018	01FA821	0010004	1000004	0000004	10088FFF	1000004	1310002	3E00008	[1100001	3E00008	0000000
		0844		0400060	07EA084	10040010	14000010	10000010	10223FF¢	4000010	4C40008	F800020	14400004	F800020	0000000
□ 🍫 /tb/MyMips/s_j_addr 32°  — Branch Address	2'h0040004C	0084	0040004C	00400060	007EA084	00040010	04000010	00000010	00223FFC	04000010	04C40008	0F800020	04400004	0F800020	00000000
■   Ab/MyMips/sl2_branch/i_data 32  32  32  32  32  33  33  33  34  35  36  36  36  36  36  36  36  36  36	2'h00000013	0000	00000013	00000018	0000A821	100000004			TFFFF8FFF	00000004	00000002		[00000001	00000008	00000000
		0000		00000060	0002A084	00000010			FFFE3FFC		00000008		00000004		00000000
		0040		00400050	00400064	100400068		00400090					004000C0		004000¢4
■	2'h00400088	0040	00400088	004000B0	0042A0É8	100400078	0040008C	004000A0	003E40A0	004000B8	004000C4	004000E8	004000C4	004000E8	004000¢4
		7FFF (					12340000	00000000			12340000	004000BC	[8FFF0000	004000C0	00000000
		7FFF (	00000000		00400050	80001244	00000000		12340000	00000000					
∴ htb/MyMips/branch_control/i_BrType 3 <sup>th</sup>	h7					.2	13	14	7	15	2	7	.5	-17	
Atb/MyMips/branch_control/o_Branch 0  Branch Mux															
Branch Mux      Itb/MyMips/branch mux/i S (branch high) 0														_	
	2'h0040003C	0040	0040003C	00400050	00400064	100400068	10040007C	100400090	1004000A4	1004000A8	004000BC	004000¢8	1004000C0	004000C8	1004000¢4
		0040		004000B0	10042A0E8	100400078	10040007C	I 004000A0			004000G4		I 004000C4		1004000C4
Final PC Mux															
				{FEEDFACE} {0	{FEEDFACE} {0	I{FEEDFACE}{0	[{FEEDFACE} {1	{FEEDFACE} {0	I{FEEDFACE} {0	I {FEEDFACE} {8	{FEEDFACE} {1	[{FEEDFACE} {0	I{FEEDFACE}{8	[{FEEDFACE} {0	{FEEDFACE} {0
		FEEDFAC													
		7FFF (		200400000	00751001		12340000	00000000	100000550		12340000		8FFF0000		00000000
		0084		00400060	007EA084	00040010	104000010	00000010	00223FFC		04C40008		04400004		00000000
<ul> <li>♣ (0)</li> <li>♣ /tb/MyMips/j_ir_b_mux/i_sel</li> <li>2'h</li> </ul>		0040	0040003C	00400050	00400064	00400078	(0040008C	004000A0	004000A4	004000B8	004000C4	004000C8	1004000C4 10	004000C8	004000¢4
		0040	0040004C	00400060	100400064	100400078	I 0040008C	I 004000A0	1004000A4	I 004000B8	004000C4	1004000BC	1004000C4	100400000	004000C4
Register Write Val Mux			00100010	00.0000	00100004	00400010	100100000	,004000/10	7004000104	00.100000	00-00004		0010000	3040000	00.00000
	2'h00130000}	{1245	{00130000} {00	{00180000} {00	{A8210000} {00	I {00040000} {00	I {00040000} {00	[{00040000} {00	I{8FFF0000} {00	[{00040000} {00	{00020000} {00	I{00080000} {00	I {00010000} {00	[{00080000} {00	{000000000} {00
	2'h00130000	1245	00130000	00180000	A8210000	00040000					00020000		00010000		0000000
		0040		00400050	00400064	100400068	10040007C	00400090	I 004000A4	004000A8	004000BC	1004000¢8	I 004000C0	004000C8	004000¢4
		XXXXXX													
		8000	00000000		00400050	100000000			FFFF8FFF	100000000	00000002	00000000			
± → (0) 32°		U		.2	00400050	00400068	10		13 18FFF0000	12 004000A8	004000BC	10	004000C0	10	
		8000	00000000	00400050											

#### • Sequential execution

• The first 10 cycles are executing simple add, or, and, and lui instructions, as evidenced by s\_Inst. It can be seen that the PC output data increments by 0x4 after the execution completes.

#### Branching

The 11th cycle fetches a branch instruction. We can see that, although PC + 4 calculates to 0x0040002C, the input of the PC register is 0x00400030, which is the address of the branch. Moving down, we can ignore jump address since we are not jumping. We can see that the PC-relative branch address is calculated to be 0x4 (we are only branching over one instruction), and it is added PC+4 in order to obtain the final branch address. The branch control module compares the two inputs based on the i BrType signal (0 = 1! = 2 > 0, 3 > 0, 4 < 0, 5 < 0) generated by the control module. In this case we are testing equality since BrType is 0, and since i dsrc1 and i dsrc2 are equal, the branch output is asserted. This same process applies for any of the other branch instructions. The output of the branch module controls the select line for the branch mux. Since it is 1, we choose to take the value of the branch address (calculated in section "Branch address") instead of PC+4. We then move on to the final step, which is choosing the data to send back to the PC. The select line of this multiplexer also comes from the control unit, and in this case, a select value of 2b00 will result in the data from the branch mux (in the case of a branch this will be the branch address) being sent to the PC input via s new pc. There is also another case, which are the b\*al instructions. These must set \$31 to the value of PC+4 when the branch is taken. If we jump to instruction 22 in the program (a BGEZAL), we can see that in addition to the aforementioned steps, we also set the select signal for the register write value mux to 2b10, which allows PC+4 to pass through to the write data port of the register file. A select signal also sets the destination register to a hardcoded decimal 31 (not shown).

#### Jumping

o The 14th instruction is a jump (at 280ns). We see that the input of the PC is 0x0040004C, which indicates that the jump address was properly calculated. Indeed, in the "Jump address" section, we can see that the input data from the instruction is properly shifted left two bits and resized. Skipping down to the "Final PC Mux" section, the calculated branch address is seen on the input bus, and the select signal coming from the control module is 1, which indicates we should send the jump address to the PC input. In the 15th cycle (300ns), we perform a *jal*. All of the relevant information just mentioned still applies, and we can see that we end up with a proper jump address calculated and sent to the PC. However, since we are linking, we also need to write PC+4 to \$31. We can see that the value of the register write value mux select signal is 2, which indicates we should pass PC+4 to the reg write port. The last jump case is *jr*, which is straightforward. The 25th instruction (500ns) is performing a *jr* \$31 instruction to return from a *jal*. We simply set the select signal for

the Final PC Mux to 2b10, and this passes through the value of data source 1 from the register file.

[Part 2 (c.i.1)] Describe the difference between logical (srl) and arithmetic (sra) shifts. Why does MIPS not have a sla instruction?

Logical shifts do not account for the value of the bit at either extreme of the signal (i.e., bit 0 or bit 31) when shifting. They simply shift bits left or right and insert 0s at the opposite end of the direction of the shift. Arithmetic right shift preserves the sign bit's value by shifting the sign bit's value. MIPS does not have a sla instruction because the LSB doesn't represent much useful information in the context of an arithmetic shift.


# [Part 2 (c.i.2)] In your write-up, briefly describe how your VHDL code implements both the arithmetic and logical shifting operations.

In logical shifting, bits left over after shifting are always set to 0. For the left shift, this means the bits to the right of the shifted bits are set to 0, and vice versa for the right shift. In arithmetic shifting, instead of replacing the leftover bits with 0s, they are replaced with the sign of the original binary number, in this case, using 2s complement, the most significant bit's value (MSB). Our VHDL implementation uses 2:1 multiplexers to manipulate each bit of the 32-bit input vector  $i\_shsrc[31:0]$ . For each bit of the 5-bit shift amount vector  $i\_shamt[4:0]$ , a row of 32 2-1 MUXs with the corresponding shift amount bit as a selection for all is used to shift the bits X digits left or right. Suppose X is greater than the remaining bits available to shift. In that case, the MUX will use a 0 or 1 to assert on the shifted bit instead, with a 0 for logical operations and a 1 for arithmetic operations. The signal propagates through the X = 16-bit row, 8-bit row, 4-bit row, 2-bit row, and 1-bit row, a total of five rows, each matching a shift amount bit (1 or a 0). The outputted vector with the correct shift applied should appear at the end of the multiplexer array.

# [Part 2 (c.i.3)] In your write-up, explain how the right barrel shifter above can be enhanced to support left-shifting operations.

Since the right barrel shift output bits directly manipulate  $i\_shsrc$  in order,  $i\_shsrc$  can be split up into bits 0-31 and inputted into the first row of 2-1 MUXs from left to right, shifting right based on the value of  $i\_shamt$ . With left shifting, the current vector direction will result in an incorrect shift. While seemingly complicated, the right barrel shift can be easily modified to reverse the vector bits using an additional set of MUXs, where bit 31 of the original input is now located at bit 0 and vice versa, continuing until the entire vector has been flipped. This row of MUXs utilizes a separate select  $i\_shdir$  where 0 corresponds to the left shift and 1 to the right shift. Each bit is either left alone or reversed with its opposite position (0 and 31, 1 and 30, etc.) based on the select value. Then the exact same right barrel shifter can be used with the reversed input for a left shift. The reverse vector process is repeated to undo the reversal of bits at the end of the barrel shifter to ensure the original input with the correct shift is outputted.

[Part 2 (c.i.4)] Describe how the execution of the different shifting operations corresponds to the QuestaSim waveforms in your writeup.



In our QuestaSim test bench, four common cases are tested from left to right. From 0-35, ns is sll with  $i\_shsrc = 0x00000001$ , 35-70 ns srl with  $i\_shsrc = 0x80000000$ , 70-105ns sra with  $i\_shsrc = 0x80000000$ , and 105-140 ns sra with  $i\_shsrc = 0x08000000$ . These specific input values help visualize the shift that occurs one after another. For cases 3 and 4, case 3 is run with the MSB of the input = 1 and case 4 with the MSB = 0 to ensure the arithmetic operation follows the sign of the vector. In all four cases, the '1' value on the input is seen shifted 1, 2, 4, 8, 16, and 31 bits as intended. Case

1 shifts it from LSB to MSB (left), case 2 from MSB to LSB (right), case 3 from MSB to LSB while tracing the sign of 1, and case 4 from MSB to LSB while tracing the sign of 0.

[Part 2 (c.ii.1)] In your write-up, briefly describe your design approach, including any resources you used to choose or implement the design. Include at least one design decision you had to make.

#### MIPS PC

 Design: We needed a component that was similar in behavior to a register but with a MIPS-compliant reset value. We followed the n-bit register design closely and included a reset value of 0x00400000.

#### • Shift Left 2

• We needed a shift left 2 unit that could either take the form of an n-bit and n+2-bit input/output or an n-bit input/output. The choice was made to use a combination of dataflow and behavioral VHDL in order to create something that was reusable for both the jump address shift, as well as the branch address shift.

#### • Sign extender

• We wanted an approach that was straightforward, so we opted to use a select statement in combination with some dataflow-style VHDL to map the input signal to the lower part of the output, and fill the upper part of the output with either 0's or the sign bit, depending the value of the sign extension enable control.


#### ALU Control

o The ALU control module needs to tell the ALU which arithmetic operation to perform based on the *funct* field of the instruction, as well as the ALUOp control output. The ALUSel output is selected for an R-type instruction when ALUOp is '000' and a matching *funct* is found on the input. The value of ALUOp may also be the same for some non-R-type instructions, such as add and addi.

#### • Branch Module

We quickly realized that the "zero" output of the ALU would not have been sufficient to support the required branch instructions and that trying to shoe-horn support into the ALU would have been messy and error-prone. We instead opted to add an entirely new module that outputs a "do branch" signal based on the two register outputs and a new control signal called BranchType, which is generated by the control and is unique to each type of branch instruction. [Part 2 (c.ii.2)] Describe how the execution of the different operations corresponds to the QuestaSim waveforms in your writeup.

#### MIPS PC



• At its core, the MIPS PC is just a register with a custom reset value, and we've already validated the register design in previous labs. Therefore, we tested the reset functionality by making sure reset assigned the correct value, and that setting the input while reset is asserted did not affect the output in the first two clock cycles. From there, the register operates as expected with the reset signal not asserted.

#### Shift Left 2

<b></b> ♣ /tb_shift_left_2/DUT_SHIFT_RESIZE/i_data	32'hFFFFFFFF	(00000000)	(10001234	11111111	2222222	4444444	(8888888)	FEFFFFF
# /tb_shift_left_2/DUT_SHIFT_RESIZE/o_shft_data_resize	34'h3FFFFFFC	(000000000)	(0400048D0	044444444	(08888888	111111110	(222222220	3FFFFFFFC
	34'h3FFFFFFC	(000000000)	(0400048D0	044444444	(08888888	111111110	(222222220	3FFFFFFFC
norsze								
■ ♦ /tb_shift_left_2/DUT_SHIFT_NORSZE/i_data	32'hFFFFFFFF	(00000000)	10001234	111111111	2222222	4444444	(8888888)	FEFFFFF
<u>★</u> /tb_shift_left_2/DUT_SHIFT_NORSZE/o_shft_data_norsze	32'hFFFFFFFC	(00000000)	(400048D0	44444444	(88888888)	11111110	(22222220	FFFFFFFC
/tb_shift_left_2/DUT_SHIFT_NORSZE/s_shifted_no_resize	32'hFFFFFFFC	00000000	(400048D0	4444444	(8888888)	11111110	(22222220	FFFFFFC

• The shift left 2 module shifts the input left by two bits, and optionally increases the output width by two bits as well. Width increase is important because it is used in the jump address calculation part of the datapath. As it can be seen in the waveform, the input bits are shifted left two positions and the vacated positions are filled in with zeroes. Additionally, it can be seen that the output is resized correctly in the case of the top signal, and that it works properly for all 0's and all 1's input.

#### Sign Extender

🛨 📣 /tb sign extender/DUT EXT/i data	16'h7F4C	(8000		1234	7F4C
/tb_sign_extender/DUT_EXT/i_signed	1				
/tb_sign_extender/DUT_EXT/o_data_ext	32'h00007F4C	(00008000	(FFFF8000	00001234	00007F4C

• The sign extender simply maps the 16-bit input signal into the lower 16 bits of the output, and then concatenates either 0's or the value of input[15] onto output[31:16] when i\_signed is 0 or 1, respectively. Due to the nature of this implementation, it will either work, or it will not work. There won't be some input values that it works for and some that it doesn't, so extensive testing would be redundant. It can be seen that for s\_signed = 0, 0's are concatenated regardless of the value of input[15]. When s\_signed = 1, the value of bit[15] is concatenated, as seen in the outputs for input 0x8000, as well as 0x1234 and 0x7F4C.

#### **ALU Control**

																_
— Data Inputs —																
<b></b> ♦ /tb_alu_control/s_iFunct	6'h20	20	21	Į 24		27 26	25	Щ.,	2A	00	02 (03	1,22	23 00		<u> </u>	
<b> </b>	3'h0	0 (1	2 0	(3	2	0	4 (0	[5 <u>[</u>	0 (	6 (0		2 0				
Data Outputs																
	5'h1A	1A	0A	00	0A	06 07	01	X	0F	(0B	0C (0D	0A (1E	OE OB		00	
···· <b>&gt;</b> (4)	1															
···· <del>*</del> (3)	1							كسلك	-							
···· <b>令</b> (2)	0							كسلك					o			
···· <b>〈</b> (1)	1							<i>ـــــــ</i> ـــــــــــــــــــــــــــــ						<del>                                     </del>		
(0)	0													<del>                                     </del>		


• The ALU Control module outputs ALUSel to the ALU in order to tell it which arithmetic operation to perform. Some ALU operations are selected based purely on the *funct* field and *ALUOp* == *b000* (*meaning an R-type*), whereas some ALU operations are selected with a funct and zero ALUOp or a non-zero ALUOp. This is for ALU operations that might have multiple associated instructions, such as addi and add (at the end of the day they are both adding, although one is I-Type and the other is R-Type). We can see that, for ALU operations with both a non-zero ALUOp as well as a zero ALUOp and a funct, we test both cases to ensure we get the correct ALUSel from the spreadsheet. Otherwise, we just compare the ALUSel output to the expected ALUOp on the spreadsheet.

#### **Branch Module**

— Data Inputs —															
	32'h12345678	1234567	8			(FFFFF)	00000	00000	00000	0000000	1	00000	FFFFF	00000	FFFFF
	32'h87654321	87654	1234567	8	8765432	1									
+> /tb_branch_control_module/s_iBrType	3'h0	0		1		2			3		4			5	
— Data Outputs —															
/tb_branch_control_module/s_oBranch	0														

• We test each branch type input with data that will cause the branch output to assert and data that will not cause the branch output to assert. We start with branch equal. The data is not the same, so it doesn't branch, but we see the output go high when it is. For a branch not equal (BrType = 1), it is the reverse of the previous condition. We test branch on greater than or equal to 0 (BrType = 2) for a negative, 0, and a positive, all giving the expected results. We follow that with a branch greater than 0 (BrType = 3) using a 0 input and a positive, also giving what we expect to see. We repeat the greater-than-equal test data, but instead, we choose a branch less than equal to 0 for the branch type (4), and the expected output is seen. The last branch type is less than 0 (5), and with 0 data, we expect to not branch, and with negative data, we do branch, which is what happens in reality.

[Part 2 (c.iii)] Draw a simplified, high-level schematic for the 32-bit ALU. Consider the following questions: how is Overflow calculated? How is Zero calculated? How is slt implemented?



Overflow occurs when the input signals have the same sign, and the output has the opposite sign when performing addition. When performing subtraction, overflow occurs if the signs of the inputs are different and the output has the same sign as the second data source. The overflow signal is only asserted when an instruction deals with data represented in a signed form. We do not calculate a zero signal since it was originally used for branching, but since we have a standalone branch module, it is redundant. SLT is

implemented via a simple behavioral module that compares the two (signed) inputs and asserts an output if the first input is less than the second.

[Part 2 (c.v)] Describe how the execution of the different operations corresponds to the QuestaSim waveforms in your writeup.


In our test bench, our ALU is operating as expected. Addition operations are either incrementing the number or wrapping it around if it reaches a result requiring more than 32 bits to represent. This is also the case for subtraction, but with decrementing the number. AND and OR also behave as expected, following the respective truth tables outputs.

— ALU Ctrl —							
+ /tb_alu/s_iALUCtrl	5'h0E	(1A			0A		
— ALU In —							
+ /tb_alu/s_iData0	32'h80000000	(7FFFFF	F				
→ /tb_alu/s_iData1	32'h00000001	0000000	1				
+ · · · /tb_alu/s_iShamt	5'h1F	XX					
+ /tb_alu/s_oALUOut	32'h7FFFFFFF	8000000	0				
/tb_alu/s_oCout	0						11
→ /tb alu/s oOverflow	0						


Add (signed with overflow then unsigned)

— ALU Ctrl —				
→ /tb_alu/s_iALUCtrl 5'h0A  5'h0A	00		<u></u>	<u></u>
— ALU In —				
+ /tb_alu/s_iData0 32'h7FFFFFF	(00000000	FFFFFFF	10000000p	FFFFFFFF
+ /tb_alu/s_iData1 32'h00000001	(00000000		FFFFFFF	
	XX			
— ALU Out				
<u>+</u> - ♦ /tb_alu/s_oALUOut 32'h80000000	(0000000			FFFFFFFF
♦ /tb_alu/s_oCout 1				
/tb_alu/s_oOverflow 0			<u> </u>	

AND common cases from the truth table



OR common cases from the truth table + edge case




Sub (signed with overflow then unsigned)

[Part 2 (c.viii)] Justify why your test plan is comprehensive. Include waveforms that demonstrate your test program's functioning.

To ensure our testbench is comprehensive, we've included multiple common and edge cases for each instruction where applicable. For the addition operation, we've included a normal, signed case, a normal unsigned case, and an overflow signed case. This is the same for the subtraction operation. For AND, we incorporated a bit-addressable example and all 0s or all 1s in the vector and changed when they were used for four cases. We replicated the alternation of using 0x00000000 and 0xFFFFFFFF for AND and other logical operations (NOR, XOR, and OR). These cases matched the general idea of their truth tables but at a byte level, while our edge case addressed individual bits for each. For set less than operations, we included changes in the sign of each input, alternating between two positives, one positive and one negative (and vice versa), and both negatives. Finally, for sll, srl, and sra, each case has a single 1 on the input and shifts by the next bit (0, 1, 2, 4, 8, 16, and 31) during each succeeding case. This produces the same output from the barrel shifter test bench to ensure an easy match between the two outputs.

Overflow is asserting only on signed operations and asserting only when overflow occurs.

<u>&lt;</u>	Msgs														
— ALU Ctrl —															
	5'h06	06													
— ALU In ———															
	32'h5152CA3E	5152CA3E		00000000					FFFFFFF	F					
	32'h0F0F0F0F	0F0F0F0F		00000000		FFFFFF	F		0000000	0		FFFFFF	F		
	5'hXX	XX													
ALU Out															
+ /tb_alu/s_oALUOut	32'hA0A030C0	A0A030C0		FFFFFFF		0000000	)								
/tb_alu/s_oCout	1														
/tb_alu/s_oOverflow	0														
/tb_alu/s_oALUOut // /tb_alu/s_oCout	32'hA0A030C0 1 0	A0A030C0				0000000	)								



# XOR

— ALU Ctrl												
	0F											
— ALU În —	·											
☐ → /tb_alu/s_iData0 32"h70000000	7000000	70001234	00000001	1	FFFFFF					FFFFFFE		
☐ → /tb_alu/s_iData1 32"h70001234	70001234	7000000	FEFFFFF	1	00000001		L FEFFE	FE		FFFFFFF		
⊕ ♦ /tb_alu/s_iShamt 5'hXX	XX											
— ALU Out —												
	00000001	100000000			00000001		100000	100		00000001		_
/tb_alu/s_oCout 0				 $\perp$							$\overline{}$	
/tb_alu/s_oOverflow 0				 $\perp$								
				1 1							1 1	


### SLT


— ALU Ctrl										
	(0B									
— ALU În										
	FFFFFFE									
▼ → /tb_alu/s_iData1 32 h70001234	(0000001									
	(00	01	.02		04	108		10		
— ALU Out —										
	(00000001	00000002	100000	004	00000010	000001	00	00010000	180000d00	
/tb_alu/s_oCout 0										
/tb_alu/s_oOverflow 0										

### SLL

<b>  1</b>   1   1   1   1   1   1   1   1   1	เมอลูอ								
— ALU Ctrl ———									
	5'h0C	OC OC							
— ALU In ———									
	32'hFFFFFFFE	FFFFFFE							
	32'h80000000	80000000							
<u>→</u> /tb_alu/s_iShamt	5'h00	00	01	X02	.04	X08	10	[1F	.00
- ALU Out -									
/tb_alu/s_oALUOut	32'h80000000	80000000	40000000	X20000000	I 08000000	X 0080d000	0008000	I00000001	180000000
/tb_alu/s_oCout	1								
/tb_alu/s_oOverflow	0								

# SRL






Reproduced Barrel Shifter Output (the arrow is the start of sll tests). The stack of waveforms matches the barrel shifter test bench earlier in this report.

[Part 3] In your writeup, show the QuestaSim output for each of the following tests and provide a discussion of result correctness. It may be helpful to also annotate the waveforms directly.


In all three waveforms, with each instruction usually resulted in a register or memory update. Each waveform shows the output of the ALU, which should correspond with any register changes. For example, in the base\_test program, register \$8 is written \$t1 + 0x123, which is populated on the waveform from the ALU.

Additionally, in cf\_test, \$4 is written 0 + 6, which populates on its waveform as 0x6, which is expected. Finally, the Bubblesort algorithm had a very large execution time and generated thousands of nanoseconds of signal propagations due to its recursive nature and the intensity of the sorting algorithm. After  $\sim 20,000$  nanoseconds, Bubblesort completes and calls a halt, which sets the ALU output to 0 to exit the program seen on the waveform. Additionally, the address of the array data label can be seen computed after several previous instructions, which are used to reference the items to be sorted.


[Part 3 (a)] Create a test application that uses every required arithmetic/logical instruction at least once. The application need not perform any particularly useful task, but it should demonstrate the full functionality of the processor (e.g., sequences of many instructions executed sequentially, 1 per cycle, while data written into registers can be effectively retrieved and used by later instructions). Name this file Proj1\_base\_test.s.




[Part 3 (b)] Create and test an application that uses each of the required control-flow instructions and has a call depth of at least 5 (i.e., the number of activation records on the stack is at least 4). Name this file Proj1 cf test.s.



[Part 3 (c)] Create and test an application that sorts an array with N elements using the BubbleSort algorithm (link). Name this file Proj1\_bubblesort.s



[Part 4] Report the maximum frequency your processor can run at and determine what your critical path is. Draw this critical path on top of your top-level schematic from part 1. What components would you focus on to improve the frequency?



- The max frequency is 22.49MHz.
- The critical path is PC > IMEM > ALU Control > ALU > DMEM > DMEM Multiplexer > Write to reg.
- It would probably make the most sense to optimize the ALU Control since there are 3.5ns of latency alone in the first step of the path through it. The barrel shifter also adds quite a bit of latency, so it might be interesting to see what a non-structural implementation could result in.