

# 2ND GENERATION TELEPHONE CARD


## T2G ( ST-1333 )

- **ST-1333 specifications**
- **Memory organization**
- **Card life phases**
- **Security features**
- **Card Commands**

## **ST-1333 SPECIFICATIONS**

- **Memory divided into different areas :**
  - ◆ **24 bits manufacturer area**
  - ◆ **40 bits issuer area**
  - ◆ **40 bits Abacus Counter area**
  - ◆ **16 bits Data Area 1 (eg certificate)**
  - ◆ **64 bits Authentication key area**
  - ◆ **56 bits Data Area 2**
  - ◆ **32 bits anti-tearing flags**
- **Counter capacity of up to 32768**
- **Pull Out protection**
- **Active card authentication**

# PIN ASSIGNMENTS




ISO 7816-1 / -2 compatible

## **ELECTRICAL CHARACTERISTICS**

- **5v supply voltage (VCC)**
- **Low power consumption, < 5mA**
- **Operating range : - 35°C to + 80°C**
- **Ten years minimum data retention**
- **100K erase write cycle**
- **EEPROM programming time 5 ms**

# Memory Organisation



## **ADDITIONAL FEATURES COMPARED TO THE SLE-4406**

- **Card cryptographic authentication algorithm**
- **More memory, a 72 bits extended Issuer area**
- **a 64 bits authentication key**
- **Protection of the counter content against power down (Pull out)**

## **ADDITIONAL FEATURES PURPOSE**

- **Authentication algorithm**
  - ◆ **To authenticate the card by the terminal**
  - ◆ **To avoid fabrication of counterfeited card**
- **Anti Pull-out protection**
  - ◆ **To avoid any lost of units if power goes down during an operation**
- **User memory**
  - ◆ **To be able to store Issuer or User data after card personalization**

# CARD LIFE PHASES

**Manufacturing**



**Personalization**



**Logical blow fuse**




**Down Counting**







Card Empty

manufacturer



Transport  
Code





# MANUFACTURER AREA

0

silicon manufacturer,  
chip version etc  
assigned by silicon  
manufacturer

8

16

card manufacturer controlled  
application code

7

ROM Masked  
Read Only

15

23

Personalised,  
Read Only

The exact contents of the manufacturer area will be  
communicated when ordering is placed

# PERSONALIZATION

- **Present Transport code**
- **Write Issuer Area, Ki**
- **Clear counters**
- **Blow logical fuse**
- **Set initial value**

# T2G Issuer Mode Memory Access

	<i>Area</i>	<i>Read</i>	<i>Write</i>	<i>Erase</i>
<b>0-1</b>	Chip ID	Y	N	N
<b>2-7</b>	Card ID	Y	Y if CODE	N
<b>8</b>	Counter 6	Y	Y	N
<b>9</b>	Counter 5	Y	Y	N
<b>A</b>	Counter 4	Y	Y	N
<b>B</b>	Counter 3	Y	Y	N
<b>C</b>	Counter 2	Y	Y	N
<b>D</b>	Not Used			
<b>E-F</b>	Certificate	Y	Y	N
<b>10-17</b>	Ki	Y	Y if CODE	N
<b>18</b>				
<b>20</b>	<b>Signature</b>	Y	N	N
<b>20</b>	<b>Fuse</b>	Y	Y if CODE	N
<b>21-23</b>	Not Used			
<b>24</b>	Anti-Tearing Flag5	Y	N	N
<b>25</b>	Anti-Tearing Flag4	Y	Y write C5	N
<b>26</b>	Anti-Tearing Flag3	Y	N	N
<b>27</b>	Anti-Tearing Flag2	Y	N	N
<b>28-2E</b>	User Area	Y	Y	Y/N option

# T2G User Mode Memory Access

<i>Addr</i>	<i>Area</i>	<i>Read</i>	<i>Write</i>	<i>Erase</i>
<b>0-1</b>	Chip ID	Y	N	N
<b>2-7</b>	Card ID	Y	N	N
<b>8</b>	Counter 6	Y	Y	N
<b>9</b>	Counter 5	Y	Y	Y,C6
<b>A</b>	Counter 4	Y	Y	Y,C5
<b>B</b>	Counter 3	Y	Y	Y,C4
<b>C</b>	Counter 2	Y	Y	Y,C3
<b>D</b>	Not Used			
<b>E-F</b>	Certificate	Y	Y	N
<b>10-17</b>	Ki	Y	Y	N
<b>18</b>				
<b>20</b>	Signature	Y	N	N
<b>20</b>	Fuse	Y	Y	N
<b>21-23</b>	Not Used			
<b>24</b>	Anti-Tearing Flag5	Y	Y,write C6	Y,erase C5
<b>25</b>	Anti-Tearing Flag4	Y	Y,write C5	Y,erase C4
<b>26</b>	Anti-Tearing Flag3	Y	Y,write C4	Y,erase C3
<b>27</b>	Anti-Tearing Flag2	Y	Y,write C3	Y,erase C2
<b>28-2E</b>	User Area	Y	Y	Y/N options

# FUSE BLOW

Byte 33

	select test fuse	test fuses A & B	select issuer fuse	issuer fuses A&B
bit	260	261	262	263

- PROG at select bit toggles A,B
- test+issuer fuse B blown to test blowing+sensing circuit at chip factory
- test fuse A blown at chip factory
- issuer fuse B blown at card factory after initialisation
- reading & writing access is free in TEST and USER mode, writing TSC=1 at card factory, reading is free

# BEFORE AND AFTER FUSE BLOW

## ■ Before (**Personalization Mode**)



- ◆ 16-bits Manufacturing information (read only)
- ◆ Protected by transport code
- ◆ 8 attempts to present transport code then the card is useless
- ◆ Loadable counter with value 0-32768

## ■ After (**Count Down Mode**)

- ◆ Down Counter from loaded value to zero
- ◆ Issuer and manufacturer informations is read only
- ◆ No access to key area after the fuse blown
- ◆ extended data area READ / WRITE /ERASE

# COUNT DOWN PHASE

- Verify Issuer Data and Manufacturer Data for valid card
- Count down units with Authentication, Issue Service
- If Empty, Throw away



## COUNT MODE

- Any unwritten counter bit can be written at any time
- **PROGRAM** Micro-Sequence
- Counter can be loaded with any value at personalization
- A new value can be given to counter without stepping through all intermediate values
- Counters C3, C4, C5 & C6 can be erased (refilled) by writing an unwritten bit in the next level counter
- **PROGRAM (FOR ERASE)** Micro-Sequence
- Counter **C6** cannot be erased
- Card does not propagate carries between counters
- Carry propagation must be performed by the reader with additional PROGRAM (FOR ERASE) instructions



## ERASING COUNTER WITH WRITECARRY

To Erase counter	PROGRAM (for ERASE) in
C2	C3
C3	C4
C4	C5
C5	C6
C6	Impossible

**The WRITECARRY micro-sequence must be performed on an unwritten bit to erase a counter**

# T2G Count Down Scheme

C6 1 0 0 0 0 0 0 0

C5 1 0 0 0 0 0 0 0

C4 1 0 0 0 0 0 0 0

C3 1 0 0 0 0 0 0 0

C2 1 0 0 0 0 0 0 0

1 0 0 0 0 0 0 0


1 0 0 0 0 0 0 0

1 0 0 0 0 0 0 0

1 0 0 0 0 0 0 0

1 1 0 0 0 0 0 0

PROGRAM



# T2G Count Down Scheme

C6 1 0 0 0 0 0 0 0

C5 1 0 0 0 0 0 0 0

C4 1 0 0 0 0 0 0 0

C3 1 0 0 0 0 0 0 0

C2 1 0 0 0 0 0 0 0

1 0 0 0 0 0 0 0

1 0 0 0 0 0 0 0

1 0 0 0 0 0 0 0

1 0 0 0 0 0 0 0

1 1 1 1 1 1 1 1

PROGRAM



The diagram illustrates a T2G Count Down Scheme. It features a central hexagonal void surrounded by six rectangular blocks. The left side contains five blocks labeled C2 through C6, each with a green label and a blue 8-bit binary value of 10000000. The right side contains four blocks with blue 8-bit binary values: 10000000, 10000000, 10000000, and 11111111 (in red). A blue line connects the last '0' of the C2 value to the first '1' of the bottom-right value.

# T2G Count Down Scheme

C6 1 0 0 0 0 0 0 0

C5 1 0 0 0 0 0 0 0

C4 1 0 0 0 0 0 0 0

C3 1 1 0 0 0 0 0 0

C2 1 1 1 1 1 1 1 1

PROGRAM

1 0 0 0 0 0 0 0

1 0 0 0 0 0 0 0

1 0 0 0 0 0 0 0

1 1 0 0 0 0 0 0

1 0 0 0 0 0 0 0

PROGRAM

PROGRAM (for ERASE)

a


b

c

# SECURITY FEATURES

- The manufacturer area contains information unique to one application
- The manufacturer area cannot be modified
- Protected by Transport code during delivery
- Logical security features & chip layout to avoid physical/electrical attack
- Cryptographic Card Authentication Algorithm
- **SAM** integrated into each application

# AUTHENTICATION ALGORITHM CONCEPT



# CARD AUTHENTICATION SIGNALLING

- RESET
- 260 X READ
- RESET
- For i=0 to 31
  - ◆ if random number = 1, PROG
  - ◆ READ
- 227 X READ
- RESET
- 255 X READ
- 4 X READ to read signature bit 0,1,2,3

# SECURITY ACCESS MODULE ( SAM )


- Protection of the application key  $K_{sam}$
- Calculation of the card key  $K_C = f_{DES}(PDM, K_{sam})$
- Generation of the random number  $R$
- Execution of the authentication algorithm
- Comparison of the calculated result with the result sent by the card

One SAM integrated into the host with one  $K_{sam}$  key by application




# SAM CHARACTERISTICS

- ISO 7816-3 compliance
- Build on top of a CPU smart card
- Command set requirements:
  - ◆ DIVERSIFICATION of a master key in the SAM
  - ◆ GET RAND to send a random number to the card
  - ◆ AUTHENTICATE to compare the result of the card




# KEY DIVERSIFICATION



**$K_c$  always depending on a variable: the CSN**

# AUTHENTICATION MECHANISM



# ANTI PULL- OUT PROTECTION CONCEPT

## ■ Problem :

- ◆ Units could be lost if power goes down between writing a bit in one stage and erasing the next stage

## ■ Solution :

- ◆ Authorisation of erasing the next stage has to be memorised in a non-volatile way.
- ◆ If power goes down, it will be possible after the card is power up next time, to position the counter at the previous value

## ANTI PULL-OUT MECHANISM

- Security done by an internal EEPROM flag for each stage
- Protection installed to prevent loss of units during an erase sequence of a stage
- Flag status change from "0" to "1" before erasing the lower stage counter

# CARD COMMANDS

- Reset Address Counter ( **RESET** )
- Increment Address Counter and Read Bit (**READ**)
- Write Bit ( **PROGRAM** )
- Compare( **COMPARE** )
- Write Carry and Erase Counter Stage (2 **PROGRAM** commands)
- Authentication ( combination of **READ** & **PROGRAM** )