Linux QDMA Driver 2000-0142

Generated by Doxygen 1.8.11

Contents

1	Data	Struct	ure Index												1
	1.1	Data S	tructures				 	 	 	 		 	 		1
2	File	Index													3
	2.1	File Lis	st				 	 	 	 		 	 		3
3	Data	Struct	ure Docun	nentatio	n										5
	3.1	descip	tor Union F	Referenc	е		 	 	 	 		 	 		5
	3.2	descq_	_csr_info S	struct Ref	erence		 	 	 	 		 	 		5
		3.2.1	Detailed	Descripti	on .		 	 	 	 		 	 		5
	3.3	drv_m	ode_name	Struct R	eferen	ce .	 	 	 	 		 	 		5
	3.4	free_e	ntry Struct	Referen	ce		 	 	 	 		 	 		6
		3.4.1	Field Doo	cumentat	ion .		 	 	 	 		 	 		6
			3.4.1.1	list_hea	ad		 	 	 	 		 	 		6
			3.4.1.2	next_qt	oase .		 	 	 	 		 	 		6
			3.4.1.3	free			 	 	 	 		 	 		6
			3.4.1.4	index .			 	 	 	 		 	 		6
	3.5	global_	_csr_conf S	Struct Re	ferenc	е	 	 	 	 		 	 		6
		3.5.1	Detailed	Descripti	on .		 	 	 	 		 	 		7
		3.5.2	Field Doo	cumentat	ion .		 	 	 	 		 	 		7
			3.5.2.1	ring_sz			 	 	 	 		 	 		7
			3.5.2.2	c2h_tim	ner_cnt	t	 	 	 	 		 	 		7
			3.5.2.3	c2h_cn	t_th .		 	 	 	 		 	 		7
			3524	c2h hu	f e7										7

iv CONTENTS

		3.5.2.5	cmpl_status_acc .		 	 	 	 	 		7
3.6	hw_de	scq_conte	xt Struct Reference		 	 	 	 	 		7
	3.6.1	Detailed	Description		 	 	 	 	 		8
	3.6.2	Field Do	cumentation		 	 	 	 	 		8
		3.6.2.1	sw		 	 	 	 	 		8
		3.6.2.2	prefetch		 	 	 	 	 		8
		3.6.2.3	cmpt		 	 	 	 	 		8
		3.6.2.4	hw		 	 	 	 	 		8
		3.6.2.5	cr		 	 	 	 	 		8
		3.6.2.6	fmap		 	 	 	 	 		8
3.7	intr_co	al_conf St	ruct Reference		 	 	 	 	 		8
	3.7.1	Detailed	Description		 	 	 	 	 		9
	3.7.2	Field Do	cumentation		 	 	 	 	 		9
		3.7.2.1	vec_id		 	 	 	 	 		9
		3.7.2.2	intr_rng_num_entri	es	 	 	 	 	 		9
		3.7.2.3	intr_ring_base		 	 	 	 	 		9
		3.7.2.4	color		 	 	 	 	 		9
3.8	intr_inf	o_t Struct	Reference		 	 	 	 	 		9
	3.8.1	Field Do	cumentation		 	 	 	 	 		10
		3.8.1.1	msix_name		 	 	 	 	 		10
		3.8.1.2	intr_list		 	 	 	 	 		10
		3.8.1.3	intr_list_cnt		 	 	 	 	 		10
3.9	intr_ve	c_map_ty	pe Struct Reference		 	 	 	 	 		10
	3.9.1	Detailed	Description		 	 	 	 	 		10
	3.9.2	Field Do	cumentation		 	 	 	 	 		10
		3.9.2.1	intr_type		 	 	 	 	 		10
		3.9.2.2	intr_vec_index		 	 	 	 	 		10
		3.9.2.3	intr_handler		 	 	 	 	 		11
3.10	mbox_	msg Struc	t Reference		 	 	 	 	 		11
	3.10.1	Detailed	Description		 	 	 	 	 		11

CONTENTS

	3.10.2	Field Documentation	11
		3.10.2.1 list	11
		3.10.2.2 waitq	11
		3.10.2.3 hdr	12
		3.10.2.4 fmap	12
		3.10.2.5 intr_ctxt	12
		3.10.2.6 qctxt	12
		3.10.2.7 csr	12
		3.10.2.8 raw	12
3.11	mbox_i	msg_csr Struct Reference	12
	3.11.1	Detailed Description	12
	3.11.2	Field Documentation	13
		3.11.2.1 hdr	13
3.12	mbox_ı	msg_fmap Struct Reference	13
	3.12.1	Detailed Description	13
	3.12.2	Field Documentation	13
		3.12.2.1 hdr	13
		3.12.2.2 qbase	13
		3.12.2.3 qmax	13
3.13	mbox_ı	msg_hdr Struct Reference	14
	3.13.1	Detailed Description	14
	3.13.2	Field Documentation	14
		3.13.2.1 src	14
		3.13.2.2 dst	14
		3.13.2.3 status	14
3.14	mbox_ı	msg_intr_ctxt Struct Reference	14
	3.14.1	Detailed Description	15
	3.14.2	Field Documentation	15
		3.14.2.1 hdr	15
		3.14.2.2 clear	15

vi

3.14.2.3 filler	. 15
3.14.2.4 vec_base	. 15
3.14.2.5 num_rings	. 15
3.14.2.6 ring_index_list	. 15
3.14.2.7 w	. 15
3.15 mbox_msg_qctxt Struct Reference	. 15
3.15.1 Detailed Description	. 16
3.15.2 Field Documentation	. 16
3.15.2.1 hdr	. 16
3.15.2.2 clear	. 16
3.15.2.3 verify	. 16
3.15.2.4 c2h	. 16
3.15.2.5 st	. 16
3.15.2.6 intr_en	. 16
3.15.2.7 intr_id	. 17
3.15.2.8 qid	. 17
3.15.2.9 context	. 17
3.16 qconf_entry Struct Reference	. 17
3.16.1 Detailed Description	. 17
3.16.2 Field Documentation	. 17
3.16.2.1 list_head	. 17
3.16.2.2 idx	. 17
3.16.2.3 qbase	. 18
3.16.2.4 qmax	. 18
3.16.2.5 cfg_state	. 18
3.16.2.6 type	. 18
3.16.2.7 func_id	. 18
3.17 qconf_entry_head Struct Reference	. 18
3.17.1 Detailed Description	. 18
3.17.2 Field Documentation	. 19

CONTENTS vii

3	3.17.2.1	vf_list				 	 	 	 	 	 19
3	3.17.2.2	vf_free_lis	st			 	 	 	 	 	 19
3	3.17.2.3	pf_list				 	 	 	 	 	 19
3	3.17.2.4	vf_qmax				 	 	 	 	 	 19
3	3.17.2.5	pf_qmax				 	 	 	 	 	 19
3	3.17.2.6	vf_qbase				 	 	 	 	 	 19
3	3.17.2.7	vf_cnt				 	 	 	 	 	 19
3	3.17.2.8	qcnt_cfgd	_free .			 	 	 	 	 	 19
3	3.17.2.9	qcnt_init_	free			 	 	 	 	 	 19
3	3.17.2.10	qcnt_init_	used .			 	 	 	 	 	 20
3.18 qdma_c2	2h_cmpt_c	cmpl_statu	ıs Struc	ct Refe	erence	 	 	 	 	 	 20
3.18.1	Detailed D	escription				 	 	 	 	 	 20
3.18.2 F	Field Docu	umentatior	١			 	 	 	 	 	 20
3	3.18.2.1	pidx				 	 	 	 	 	 20
3	3.18.2.2	cidx				 	 	 	 	 	 20
3	3.18.2.3	color_isr_	status			 	 	 	 	 	 20
3.19 qdma_c2	2h_desc S	Struct Refe	rence			 	 	 	 	 	 20
3.19.1	Detailed D	escription				 	 	 	 	 	 21
3.19.2 F	Field Docu	umentatior	١			 	 	 	 	 	 21
3	3.19.2.1	dst_addr				 	 	 	 	 	 21
3.20 qdma_cd	dev Struct	Reference	э			 	 	 	 	 	 21
3.20.1	Detailed D	escription				 	 	 	 	 	 21
3.20.2 F	Field Docu	umentatior	١			 	 	 	 	 	 22
3	3.20.2.1	list_head				 	 	 	 	 	 22
3	3.20.2.2	minor				 	 	 	 	 	 22
3	3.20.2.3	cdevno .				 	 	 	 	 	 22
3	3.20.2.4	xcb				 	 	 	 	 	 22
	3.20.2.5	sys_devic	е			 	 	 	 	 	 22
	3.20.2.6	cdev				 	 	 	 	 	 22
3	3.20.2.7	c2h_qhnd	l			 	 	 	 	 	 22

viii CONTENTS

3.20.2.8 h2c_qhndl	. 22
3.20.2.9 dir_init	22
3.20.2.10 fp_open_extra	22
3.20.2.11 fp_close_extra	23
3.20.2.12 fp_ioctl_extra	23
3.20.2.13 fp_rw	23
3.20.2.14 name	23
3.21 qdma_cdev_cb Struct Reference	23
3.21.1 Detailed Description	23
3.21.2 Field Documentation	23
3.21.2.1 xpdev	23
3.21.2.2 lock	24
3.21.2.3 cdev_major	24
3.21.2.4 cdev_minor_cnt	24
3.22 qdma_cmpl_ctrl Struct Reference	24
3.22.1 Detailed Description	. 24
3.22.2 Field Documentation	24
3.22.2.1 cnt_th_idx	24
3.22.2.2 timer_idx	24
3.22.2.3 trigger_mode	25
3.22.2.4 en_stat_desc	25
3.22.2.5 cmpl_en_intr	25
3.23 qdma_csr_info Struct Reference	25
3.23.1 Field Documentation	25
3.23.1.1 array	25
3.23.1.2 idx_bufsz	25
3.24 qdma_desc_cmpl_status Struct Reference	26
3.24.1 Detailed Description	26
3.24.2 Field Documentation	26
3.24.2.1 pidx	26

CONTENTS

3.24.2.2 cidx	26
3.24.2.3 rsvd	26
3.25 qdma_descq Struct Reference	26
3.25.1 Detailed Description	27
3.25.2 Field Documentation	28
3.25.2.1 conf	28
3.25.2.2 lock	28
3.25.2.3 xdev	28
3.25.2.4 channel	28
3.25.2.5 err	28
3.25.2.6 color	28
3.25.2.7 cpu_assigned	28
3.25.2.8 proc_req_running	28
3.25.2.9 q_state	28
3.25.2.10 qidx_hw	28
3.25.2.11 intr_work_cpu	29
3.25.2.12 work	29
3.25.2.13 intr_list	29
3.25.2.14 legacy_intr_q_list	29
3.25.2.15 intr_id	29
3.25.2.16 work_list	29
3.25.2.17 cmplthp	29
3.25.2.18 cmplthp_list	29
3.25.2.19 pend_list	29
3.25.2.20 pend_list_wq	29
3.25.2.21 pend_list_empty	30
3.25.2.22 avail	30
3.25.2.23 io_batch_cnt	30
3.25.2.24 pend_req_desc	30
3.25.2.25 pidx	30

CONTENTS

3.25.2.26 cidx	30
3.25.2.27 credit	30
3.25.2.28 desc	30
3.25.2.29 desc_bus	30
3.25.2.30 desc_cmpl_status	30
3.25.2.31 fl_pg_order	31
3.25.2.32 cmpt_entry_len	31
3.25.2.33 rsvd	31
3.25.2.34 flq	31
3.25.2.35 udd_cnt	31
3.25.2.36 pkt_cnt	31
3.25.2.37 pkt_dlen	31
3.25.2.38 pidx_cmpt	31
3.25.2.39 cidx_cmpt	31
3.25.2.40 cidx_cmpt_pend	31
3.25.2.41 total_cmpl_descs	32
3.25.2.42 desc_cmpt_cur	32
3.25.2.43 desc_cmpt	32
3.25.2.44 desc_cmpt_bus	32
3.25.2.45 desc_cmpt_cmpl_status	32
3.26 qdma_dev Struct Reference	32
3.26.1 Detailed Description	32
3.26.2 Field Documentation	33
3.26.2.1 init_qrange	33
3.26.2.2 filler	33
3.26.2.3 qmax	33
3.26.2.4 qbase	33
3.26.2.5 lock	33
3.26.2.6 h2c_qcnt	33
3.26.2.7 c2h_qcnt	33

CONTENTS xi

3.26.2.8 h2c_descq	33
3.26.2.9 c2h_descq	. 33
3.27 qdma_dev_conf Struct Reference	34
3.27.1 Detailed Description	34
3.27.2 Field Documentation	34
3.27.2.1 pdev	34
3.27.2.2 qsets_max	34
3.27.2.3 rsvd2	35
3.27.2.4 zerolen_dma	35
3.27.2.5 master_pf	35
3.27.2.6 isr_top_q_en	35
3.27.2.7 rsvd1	35
3.27.2.8 vf_max	35
3.27.2.9 intr_rngsz	35
3.27.2.10 msix_qvec_max	35
3.27.2.11 uld	36
3.27.2.12 qdma_drv_mode	36
3.27.2.13 name	36
3.27.2.14 bar_num_config	36
3.27.2.15 bar_num_user	36
3.27.2.16 bar_num_bypass	36
3.27.2.17 bar_num_stm	36
3.27.2.18 qsets_base	36
3.27.2.19 bdf	36
3.27.2.20 idx	36
3.27.2.21 cur_cfg_state	37
3.27.2.22 tm_mode_en	37
3.27.2.23 tm_one_cdh_en	37
3.27.2.24 fp_user_isr_handler	37
3.27.2.25 fp_q_isr_top_dev	37

xii CONTENTS

3.28.2 Field Documentation 3.28.2.1 size 3.28.2.2 pg_order 3.28.2.3 pg_shift 3.28.2.4 desc 3.28.2.5 udd_cnt 3.28.2.6 pkt_cnt 3.28.2.7 pkt_dlen 3.28.2.8 avail 3.28.2.9 alloc_fail 3.28.2.10 mapping_err 3.28.2.11 cidx 3.28.2.12 pidx 3.28.2.13 pidx_pend	
3.28.2.1 size 3.28.2.2 pg_order 3.28.2.3 pg_shift 3.28.2.4 desc 3.28.2.5 udd_cnt 3.28.2.6 pkt_cnt 3.28.2.7 pkt_dlen 3.28.2.8 avail 3.28.2.9 alloc_fail 3.28.2.10 mapping_err 3.28.2.11 cidx 3.28.2.12 pidx 3.28.2.13 pidx_pend	38
3.28.2.2 pg_order 3.28.2.3 pg_shift 3.28.2.4 desc 3.28.2.5 udd_cnt 3.28.2.6 pkt_cnt 3.28.2.7 pkt_dlen 3.28.2.8 avail 3.28.2.9 alloc_fail 3.28.2.10 mapping_err 3.28.2.11 cidx 3.28.2.12 pidx 3.28.2.13 pidx_pend	38
3.28.2.3 pg_shift. 3.28.2.4 desc 3.28.2.5 udd_cnt 3.28.2.6 pkt_cnt 3.28.2.7 pkt_dlen 3.28.2.8 avail 3.28.2.9 alloc_fail 3.28.2.10 mapping_err 3.28.2.11 cidx 3.28.2.12 pidx 3.28.2.13 pidx_pend	38
3.28.2.4 desc 3.28.2.5 udd_cnt 3.28.2.6 pkt_cnt 3.28.2.7 pkt_dlen 3.28.2.8 avail 3.28.2.9 alloc_fail 3.28.2.10 mapping_err 3.28.2.11 cidx 3.28.2.12 pidx 3.28.2.13 pidx_pend	38
3.28.2.5 udd_cnt 3.28.2.6 pkt_cnt 3.28.2.7 pkt_dlen 3.28.2.8 avail 3.28.2.9 alloc_fail 3.28.2.10 mapping_err 3.28.2.11 cidx 3.28.2.12 pidx 3.28.2.13 pidx_pend	38
3.28.2.6 pkt_cnt 3.28.2.7 pkt_dlen 3.28.2.8 avail 3.28.2.9 alloc_fail 3.28.2.10 mapping_err 3.28.2.11 cidx 3.28.2.12 pidx 3.28.2.13 pidx_pend	38
3.28.2.7 pkt_dlen 3.28.2.8 avail 3.28.2.9 alloc_fail 3.28.2.10 mapping_err 3.28.2.11 cidx 3.28.2.12 pidx 3.28.2.13 pidx_pend	38
3.28.2.8 avail 3.28.2.9 alloc_fail 3.28.2.10 mapping_err 3.28.2.11 cidx 3.28.2.12 pidx 3.28.2.13 pidx_pend	38
3.28.2.10 mapping_err 3.28.2.11 cidx 3.28.2.12 pidx 3.28.2.13 pidx_pend	38
3.28.2.10 mapping_err 3.28.2.11 cidx	38
3.28.2.11 cidx 3.28.2.12 pidx 3.28.2.13 pidx_pend	38
3.28.2.12 pidx	39
3.28.2.13 pidx_pend	39
	39
3.28.2.14 sdesc	39
	39
3.28.2.15 sdesc_info	39
3.29 qdma_h2c_desc Struct Reference	39
3.29.1 Detailed Description	39
3.29.2 Field Documentation	40
3.29.2.1 cdh_flags	40
3.29.2.2 pld_len	40
3.29.2.3 len	40
3.29.2.4 flags	40
3.29.2.5 src_addr	40
3.30 qdma_intr_ring Struct Reference	40
3.30.1 Detailed Description	41
3.30.2 Field Documentation	41
3.30.2.1 pidx	41

CONTENTS xiii

3.30.2.2 cidx	41
3.30.2.3 s_color	41
3.30.2.4 intr_satus	41
3.30.2.5 error	41
3.30.2.6 rsvd	41
3.30.2.7 intr_type	41
3.30.2.8 qid	41
3.30.2.9 coal_color	42
3.31 qdma_io_cb Struct Reference	42
3.31.1 Detailed Description	42
3.31.2 Field Documentation	42
3.31.2.1 buf	42
3.31.2.2 len	42
3.31.2.3 pages_nr	42
3.31.2.4 sgl	42
3.31.2.5 pages	43
3.31.2.6 req	43
3.32 qdma_kthread Struct Reference	43
3.32.1 Detailed Description	43
3.32.2 Field Documentation	43
3.32.2.1 lock	43
3.32.2.2 name	44
3.32.2.3 cpu	44
3.32.2.4 id	44
3.32.2.5 timeout	44
3.32.2.6 flag	44
3.32.2.7 waitq	44
3.32.2.8 task	44
3.32.2.9 work_cnt	44
3.32.2.10 work_list	44

xiv CONTENTS

3.32.2.11 finit	44
3.32.2.12 fpending	45
3.32.2.13 fproc	45
3.32.2.14 fdone	45
3.33 qdma_mbox Struct Reference	45
3.33.1 Detailed Description	45
3.33.2 Field Documentation	45
3.33.2.1 lock	45
3.33.2.2 hw_tx_lock	46
3.33.2.3 hw_rx_lock	46
3.33.2.4 workq	46
3.33.2.5 xdev	46
3.33.2.6 tx_work	46
3.33.2.7 rx_work	46
3.33.2.8 rx	46
3.33.2.9 list_lock	46
3.33.2.10 tx_todo_list	46
3.33.2.11 rx_pend_list	46
3.33.2.12 timer	47
3.34 qdma_mm_desc Struct Reference	47
3.34.1 Detailed Description	47
3.34.2 Field Documentation	47
3.34.2.1 src_addr	47
3.34.2.2 flag_len	47
3.34.2.3 rsvd0	47
3.34.2.4 dst_addr	47
3.34.2.5 rsvd1	48
3.35 qdma_queue_conf Struct Reference	48
3.35.1 Detailed Description	49
3.35.2 Field Documentation	49

CONTENTS xv

3.35.2.1 qidx
3.35.2.2 st
3.35.2.3 c2h
3.35.2.4 pipe
3.35.2.5 irq_en
3.35.2.6 desc_rng_sz_idx
3.35.2.7 cmpl_status_en
3.35.2.8 cmpl_status_acc_en
3.35.2.9 cmpl_status_pend_chk
3.35.2.10 desc_bypass
3.35.2.11 pfetch_en
3.35.2.12 fetch_credit
3.35.2.13 st_pkt_mode
3.35.2.14 c2h_use_fl
3.35.2.15 c2h_buf_sz_idx
3.35.2.16 cmpl_rng_sz_idx
3.35.2.17 cmpl_desc_sz
3.35.2.18 cmpl_stat_en
3.35.2.19 cmpl_udd_en
3.35.2.20 cmpl_timer_idx
3.35.2.21 cmpl_cnt_th_idx
3.35.2.22 cmpl_trig_mode
3.35.2.23 cmpl_en_intr
3.35.2.24 sw_desc_sz
3.35.2.25 pfetch_bypass
3.35.2.26 cmpl_ovf_chk_dis
3.35.2.27 port_id
3.35.2.28 at
3.35.2.29 cdh_max
3.35.2.30 pipe_gl_max

xvi CONTENTS

	3.35.2.31 pipe_flow_id	52
	3.35.2.32 pipe_slr_id	52
	3.35.2.33 pipe_tdest	52
	3.35.2.34 quld	52
	3.35.2.35 fp_descq_isr_top	52
	3.35.2.36 fp_descq_c2h_packet	52
	3.35.2.37 name	53
	3.35.2.38 rngsz	53
	3.35.2.39 rngsz_cmpt	53
	3.35.2.40 c2h_bufsz	53
3.36 qdma_	_request Struct Reference	53
3.36.1	Detailed Description	53
3.36.2	Prield Documentation	54
	3.36.2.1 opaque	54
	3.36.2.2 uld_data	54
	3.36.2.3 fp_done	54
	3.36.2.4 timeout_ms	54
	3.36.2.5 count	54
	3.36.2.6 ep_addr	54
	3.36.2.7 write	54
	3.36.2.8 dma_mapped	54
	3.36.2.9 h2c_eot	54
	3.36.2.10 udd_len	54
	3.36.2.11 sgcnt	55
	3.36.2.12 sgl	55
	3.36.2.13 udd	55
3.37 qdma_	_sdesc_info Struct Reference	55
3.37.1	Detailed Description	55
3.37.2	2 Field Documentation	55
	3.37.2.1 next	55

CONTENTS xvii

3.37.2.2 fbits	56
3.37.2.3 valid	56
3.37.2.4 sop	56
3.37.2.5 eop	56
3.37.2.6 filler	56
3.37.2.7 rsvd	56
3.37.2.8 cidx	56
3.38 qdma_sgt_req_cb Struct Reference	56
3.38.1 Detailed Description	57
3.38.2 Field Documentation	57
3.38.2.1 list	57
3.38.2.2 wq	57
3.38.2.3 desc_nr	57
3.38.2.4 offset	57
3.38.2.5 left	57
3.38.2.6 sg_offset	57
3.38.2.7 sg_idx	58
3.38.2.8 status	58
3.38.2.9 done	58
3.38.2.10 unmap_needed	58
3.39 qdma_sw_sg Struct Reference	58
3.39.1 Detailed Description	58
3.39.2 Field Documentation	58
3.39.2.1 next	58
3.39.2.2 pg	59
3.39.2.3 offset	59
3.39.2.4 len	59
3.39.2.5 dma_addr	59
	59
	59

xviii CONTENTS

;	3.41.1	Detailed Description	60
;	3.41.2	Field Documentation	60
		3.41.2.1 stm	60
3.42	xlnx_dr	ma_dev Struct Reference	60
;	3.42.1	Detailed Description	61
;	3.42.2	Field Documentation	61
		3.42.2.1 mod_name	61
		3.42.2.2 conf	61
		3.42.2.3 list_head	61
		3.42.2.4 lock	61
		3.42.2.5 hw_prg_lock	61
		3.42.2.6 flr_prsnt	61
		3.42.2.7 st_mode_en	61
		3.42.2.8 mm_mode_en	61
		3.42.2.9 stm_en	61
		3.42.2.10 vf_info	62
		3.42.2.11 vf_count	62
		3.42.2.12 func_id	62
		3.42.2.13 pf_count	62
		3.42.2.14 stm_rev	62
		3.42.2.15 stm_regs	62
		3.42.2.16 num_vecs	62
		3.42.2.17 msix	62
		3.42.2.18 dev_intr_info_list	62
		3.42.2.19 dvec_start_idx	62
		3.42.2.20 dev_priv	63
		3.42.2.21 pipe_stm_max_pkt_size	63
		3.42.2.22 intr_coal_list	63
		3.42.2.23 mbox	63
		3.42.2.24 total_st_c2h_pkts	63

CONTENTS xix

3.43 xlnx_nl_work Struct Reference	63
3.44 xlnx_nl_work_q_ctrl Struct Reference	64
3.45 xlnx_pci_dev Struct Reference	64
3.45.1 Detailed Description	64
3.45.2 Field Documentation	64
3.45.2.1 list_head	64
3.45.2.2 pdev	64
3.45.2.3 dev_hndl	65
3.45.2.4 nl_task_wq	65
3.45.2.5 cdev_cb	65
3.45.2.6 cdev_lock	65
3.45.2.7 qmax	65
3.45.2.8 idx	65
3.45.2.9 user_bar_regs	65
3.45.2.10 bypass_bar_regs	65
3.45.2.11 qdata	65
3.46 xlnx_qdata Struct Reference	66
3.46.1 Detailed Description	66
3.46.2 Field Documentation	66
3.46.2.1 qhndl	66
3.46.2.2 xcdev	66
3.47 xreg_info Struct Reference	66

CONTENTS

4	File	Docume	ocumentation 6				
	4.1	cdev.h	File Refere	File Reference			
		4.1.1	Detailed	Description	67		
		4.1.2	Macro De	efinition Documentation	68		
			4.1.2.1	QDMA_CDEV_CLASS_NAME	68		
			4.1.2.2	QDMA_MINOR_MAX	68		
		4.1.3	Function	Documentation	68		
			4.1.3.1	qdma_cdev_destroy(struct qdma_cdev *xcdev)	68		
			4.1.3.2	qdma_cdev_create(struct qdma_cdev_cb *xcb, struct pci_dev *pdev, struct qdma_queue_conf *qconf, unsigned int minor, unsigned long qhndl, struct qdma_cdev **xcdev_pp, char *ebuf, int ebuflen)	68		
			4.1.3.3	qdma_cdev_device_cleanup(struct qdma_cdev_cb *xcb)	69		
			4.1.3.4	qdma_cdev_device_init(struct qdma_cdev_cb *xcb)	69		
			4.1.3.5	qdma_cdev_cleanup(void)	69		
			4.1.3.6	qdma_cdev_init(void)	69		
	4.2	libqdma	a_config.h	File Reference	69		
		4.2.1	Detailed	Description	70		
		4.2.2	Macro De	efinition Documentation	70		
			4.2.2.1	QDMA_CONFIG_BAR	70		
			4.2.2.2	STM_BAR	71		
			4.2.2.3	QDMA_PF_MAX	71		
			4.2.2.4	QDMA_VF_MAX	71		
			4.2.2.5	QDMA_Q_PER_PF_MAX	71		
			4.2.2.6	MAX_DMA_DEV	71		
			4.2.2.7	TOTAL_QDMA_QS	71		
			4.2.2.8	QDMA_Q_PER_VF_MAX	71		
			4.2.2.9	TOTAL_VF_QS	71		
			4.2.2.10	TOTAL_PF_QS	71		
			4.2.2.11	MAX_QS_PER_PF	71		
			4.2.2.12	PCI_SHIFT_BUS	72		
			4.2.2.13	PCI_SHIFT_DEV	72		

CONTENTS xxi

		4.2.2.14	SHIFT_DEC_PCI_BUS	72
		4.2.2.15	SHIFT_DEC_PCI_DEV	72
		4.2.2.16	QDMA_DEV_MSIX_VEC_MAX	72
		4.2.2.17	QDMA_INTR_COAL_RING_SIZE	72
		4.2.2.18	QDMA_NUM_DATA_VEC_FOR_INTR_CXT	72
	4.2.3	Function	Documentation	72
		4.2.3.1	qdma_set_qmax(unsigned long dev_hndl, u32 qsets_max, bool forced)	72
		4.2.3.2	qdma_get_qmax(unsigned long dev_hndl)	73
		4.2.3.3	qdma_set_intr_rngsz(unsigned long dev_hndl, u32 rngsz)	73
		4.2.3.4	qdma_get_intr_rngsz(unsigned long dev_hndl)	73
		4.2.3.5	qdma_set_cmpl_status_acc(unsigned long dev_hndl, u32 cmpl_status_acc)	74
		4.2.3.6	qdma_get_cmpl_status_acc(unsigned long dev_hndl)	74
		4.2.3.7	qdma_set_buf_sz(unsigned long dev_hndl, u32 *buf_sz)	74
		4.2.3.8	qdma_get_buf_sz(unsigned long dev_hndl, u32 *buf_sz)	74
		4.2.3.9	qdma_set_glbl_rng_sz(unsigned long dev_hndl, u32 *glbl_rng_sz)	75
		4.2.3.10	qdma_get_glbl_rng_sz(unsigned long dev_hndl, u32 *glbl_rng_sz)	75
		4.2.3.11	qdma_set_timer_cnt(unsigned long dev_hndl, u32 *tmr_cnt)	75
		4.2.3.12	qdma_get_timer_cnt(unsigned long dev_hndl, u32 *tmr_cnt)	76
		4.2.3.13	qdma_set_cnt_thresh(unsigned long dev_hndl, unsigned int *cnt_th)	76
		4.2.3.14	qdma_get_cnt_thresh(unsigned long dev_hndl, u32 *cnt_th)	76
4.3	libqdm	a_export.h	File Reference	77
	4.3.1	Detailed	Description	79
	4.3.2	Macro De	efinition Documentation	79
		4.3.2.1	QDMA_FUNC_ID_INVALID	79
		4.3.2.2	QDMA_DEV_NAME_MAXLEN	80
		4.3.2.3	DEVICE_VERSION_INFO_STR_LENGTH	80
		4.3.2.4	QDMA_GLOBAL_CSR_ARRAY_SZ	80
		4.3.2.5	QDMA_QUEUE_NAME_MAXLEN	80
		4.3.2.6	QDMA_QUEUE_IDX_INVALID	80
		4.3.2.7	QDMA_QUEUE_VEC_INVALID	80

xxii CONTENTS

	4.3.2.8	QDMA_REQ_OPAQUE_SIZE	80
	4.3.2.9	QDMA_UDD_MAXLEN	80
4.3.3	Enumera	tion Type Documentation	81
	4.3.3.1	qdma_error_codes	81
	4.3.3.2	qdma_drv_mode	81
	4.3.3.3	intr_ring_size_sel	81
	4.3.3.4	qdma_dev_qmax_state	82
	4.3.3.5	cmpt_desc_sz_t	82
	4.3.3.6	desc_sz_t	82
	4.3.3.7	tigger_mode_t	82
4.3.4	Function	Documentation	82
	4.3.4.1	libqdma_init(enum qdma_drv_mode qdma_drv_mode, unsigned int num_threads)	82
	4.3.4.2	libqdma_exit(void)	83
	4.3.4.3	qdma_device_open(const char *mod_name, struct qdma_dev_conf *conf, unsigned long *dev_hndl)	83
	4.3.4.4	qdma_device_close(struct pci_dev *pdev, unsigned long dev_hndl)	83
	4.3.4.5	qdma_device_offline(struct pci_dev *pdev, unsigned long dev_hndl)	84
	4.3.4.6	qdma_device_online(struct pci_dev *pdev, unsigned long dev_hndl)	84
	4.3.4.7	qdma_device_flr_quirk_set(struct pci_dev *pdev, unsigned long dev_hndl)	84
	4.3.4.8	qdma_device_flr_quirk_check(struct pci_dev *pdev, unsigned long dev_hndl)	84
	4.3.4.9	qdma_device_get_config(unsigned long dev_hndl, struct qdma_dev_conf *conf, char *ebuf, int ebuflen)	85
	4.3.4.10	qdma_device_clear_stats(unsigned long dev_hndl)	85
	4.3.4.11	qdma_device_get_mmh2c_pkts(unsigned long dev_hndl, unsigned long long *mmh2c_pkts)	85
	4.3.4.12	qdma_device_get_mmc2h_pkts(unsigned long dev_hndl, unsigned long long *mmc2h_pkts)	86
	4.3.4.13	qdma_device_get_sth2c_pkts(unsigned long dev_hndl, unsigned long long *sth2c_pkts)	86
	4.3.4.14	qdma_device_get_stc2h_pkts(unsigned long dev_hndl, unsigned long long *stc2h_pkts)	86
	4.3.4.15	qdma_device_set_config(unsigned long dev_hndl, struct qdma_dev_conf *conf)	87

CONTENTS xxiii

4.3.4.16	qdma_device_set_cfg_state(unsigned long dev_hndl, enum qdma_dev_qmax_← state new_cfg_state)	87
4.3.4.17	qdma_device_sriov_config(struct pci_dev *pdev, unsigned long dev_hndl, int num_vfs)	87
4.3.4.18	qdma_device_read_config_register(unsigned long dev_hndl, unsigned int reg_ ← addr)	87
4.3.4.19	qdma_device_write_config_register(unsigned long dev_hndl, unsigned int reg_← addr, u32 value)	88
4.3.4.20	qdma_device_version_info(unsigned long dev_hndl, struct qdma_version_info *version_info)	88
4.3.4.21	qdma_software_version_info(char *software_version)	88
4.3.4.22	qdma_global_csr_get(unsigned long dev_hndl, struct global_csr_conf *csr)	89
4.3.4.23	qdma_global_csr_set(unsigned long dev_hndl, struct global_csr_conf *csr)	89
4.3.4.24	qdma_queue_add(unsigned long dev_hndl, struct qdma_queue_conf *qconf, unsigned long *qhndl, char *buf, int buflen)	89
4.3.4.25	qdma_queue_reconfig(unsigned long dev_hndl, unsigned long id, struct qdma← _queue_conf *qconf, char *buf, int buflen)	90
4.3.4.26	qdma_queue_start(unsigned long dev_hndl, unsigned long id, char *buf, int buflen)	90
4.3.4.27	qdma_queue_stop(unsigned long dev_hndl, unsigned long id, char *buf, int buflen)	90
4.3.4.28	qdma_queue_prog_stm(unsigned long dev_hndl, unsigned long id, char *buf, int buflen)	91
4.3.4.29	qdma_queue_remove(unsigned long dev_hndl, unsigned long id, char *buf, int buflen)	91
4.3.4.30	qdma_queue_get_config(unsigned long dev_hndl, unsigned long id, char *buf, int buflen)	91
4.3.4.31	qdma_queue_list(unsigned long dev_hndl, char *buf, int buflen)	92
4.3.4.32	qdma_queue_dump(unsigned long dev_hndl, unsigned long id, char *buf, int buflen)	92
4.3.4.33	qdma_queue_dump_desc(unsigned long dev_hndl, unsigned long id, unsigned int start, unsigned int end, char *buf, int buflen)	92
4.3.4.34	qdma_queue_dump_cmpt(unsigned long dev_hndl, unsigned long id, unsigned int start, unsigned int end, char *buf, int buflen)	93
4.3.4.35	qdma_request_submit(unsigned long dev_hndl, unsigned long id, struct qdma← _request *req)	93
4.3.4.36	qdma_batch_request_submit(unsigned long dev_hndl, unsigned long id, unsigned long count, struct qdma_request **reqv)	93
4.3.4.37	qdma_queue_c2h_peek(unsigned long dev_hndl, unsigned long qhndl, unsigned int *udd_cnt, unsigned int *pkt_cnt, unsigned int *data_len)	94

xxiv CONTENTS

		4.3.4.38	qdma_queue_avail_desc(unsigned long dev_hndl, unsigned long qhndl)	94
		4.3.4.39	qdma_queue_cmpl_ctrl(unsigned long dev_hndl, unsigned long qhndl, struct qdma_cmpl_ctrl *cctrl, bool set)	94
		4.3.4.40	qdma_queue_packet_read(unsigned long dev_hndl, unsigned long qhndl, struct qdma_request *req, struct qdma_cmpl_ctrl *cctrl)	95
		4.3.4.41	qdma_queue_packet_write(unsigned long dev_hndl, unsigned long qhndl, struct qdma_request *req)	95
		4.3.4.42	qdma_queue_service(unsigned long dev_hndl, unsigned long qhndl, int budget, bool c2h_upd_cmpl)	96
		4.3.4.43	qdma_intr_ring_dump(unsigned long dev_hndl, unsigned int vector_idx, int start_idx, int end_idx, char *buf, int buflen)	96
		4.3.4.44	qdma_descq_get_cmpt_udd(unsigned long dev_hndl, unsigned long qhndl, char *buf, int buflen)	96
4.4	nl.h Fil	e Referenc	ce	97
	4.4.1	Detailed	Description	97
	4.4.2	Function	Documentation	97
		4.4.2.1	xnl_respond_buffer(struct genl_info *info, char *buf, int buflen)	97
4.5	pci_ids	s.h File Re	ference	97
	4.5.1	Detailed	Description	97
	4.5.2	Function	Documentation	98
		4.5.2.1	MODULE_DEVICE_TABLE(pci, pci_ids)	98
4.6	qdma_	_compat.h	File Reference	98
	4.6.1	Detailed	Description	98
	4.6.2	Macro De	efinition Documentation	98
		4.6.2.1	qdma_wait_queue	98
4.7	qdma_	context.h	File Reference	98
	4.7.1	Detailed	Description	99
	4.7.2	Function	Documentation	99
		4.7.2.1	qdma_intr_context_setup(struct xlnx_dma_dev *xdev)	99
		4.7.2.2	qdma_prog_intr_context(struct xlnx_dma_dev *xdev, struct mbox_msg_intr_ctxt *ictxt)	99
		4.7.2.3	qdma_descq_context_setup(struct qdma_descq *descq)	100
		4.7.2.4	qdma_descq_stm_setup(struct qdma_descq *descq)	100

CONTENTS xxv

		4.7.2.5	qdma_descq_stm_clear(struct qdma_descq *descq)	100
		4.7.2.6	qdma_descq_context_clear(struct xlnx_dma_dev *xdev, unsigned int qid_hw, bool st, bool c2h, bool clr)	101
		4.7.2.7	qdma_descq_context_read(struct xlnx_dma_dev *xdev, unsigned int qid_hw, bool st, bool c2h, struct hw_descq_context *ctxt)	102
		4.7.2.8	qdma_intr_context_read(struct xlnx_dma_dev *xdev, int ring_index, unsigned int ctxt_sz, u32 *context)	102
		4.7.2.9	qdma_descq_context_program(struct xlnx_dma_dev *xdev, unsigned int qid_hw, bool st, bool c2h, struct hw_descq_context *ctxt)	103
		4.7.2.10	qdma_descq_stm_read(struct xlnx_dma_dev *xdev, unsigned int qid_hw, u8 pipe_flow_id, bool c2h, bool map, bool ctxt, struct stm_descq_context *context) .	103
		4.7.2.11	qdma_descq_stm_program(struct xlnx_dma_dev *xdev, unsigned int qid_hw, uint8_t pipe_flow_id, bool c2h, bool clear, struct stm_descq_context *context)	103
4.8	qdma_	descq.h Fi	ile Reference	104
	4.8.1	Detailed	Description	105
	4.8.2	Macro De	efinition Documentation	105
		4.8.2.1	lock_descq	105
		4.8.2.2	unlock_descq	105
		4.8.2.3	qdma_req_cb_get	105
	4.8.3	Enumera	tion Type Documentation	105
		4.8.3.1	q_state_t	105
	4.8.4	Function	Documentation	106
		4.8.4.1	qdma_descq_init(struct qdma_descq *descq, struct xlnx_dma_dev *xdev, int idx_hw, int idx_sw)	106
		4.8.4.2	qdma_descq_config(struct qdma_descq *descq, struct qdma_queue_conf *qconf, int reconfig)	107
		4.8.4.3	qdma_descq_config_complete(struct qdma_descq *descq)	107
		4.8.4.4	qdma_descq_cleanup(struct qdma_descq *descq)	107
		4.8.4.5	qdma_descq_alloc_resource(struct qdma_descq *descq)	108
		4.8.4.6	qdma_descq_free_resource(struct qdma_descq *descq)	108
		4.8.4.7	qdma_descq_prog_hw(struct qdma_descq *descq)	108
		4.8.4.8	qdma_descq_prog_stm(struct qdma_descq *descq, bool clear)	108
		4.8.4.9	qdma_descq_context_cleanup(struct qdma_descq *descq)	109

xxvi CONTENTS

		4.8.4.10	qdma_descq_service_cmpl_update(struct qdma_descq *descq, int budget, bool c2h_upd_cmpl)	109
		4.8.4.11	qdma_descq_dump(struct qdma_descq *descq, char *buf, int buflen, int detail) .	109
		4.8.4.12	qdma_descq_dump_desc(struct qdma_descq *descq, int start, int end, char *buf, int buflen)	110
		4.8.4.13	qdma_descq_dump_state(struct qdma_descq *descq, char *buf, int buflen)	110
		4.8.4.14	intr_cidx_update(struct qdma_descq *descq, unsigned int sw_cidx, int ring_index)	110
		4.8.4.15	incr_cmpl_desc_cnt(struct qdma_descq *descq, unsigned int cnt)	111
		4.8.4.16	qdma_descq_proc_sgt_request(struct qdma_descq *descq)	111
		4.8.4.17	qdma_sgt_req_done(struct qdma_descq *descq, struct qdma_sgt_req_cb *cb, int error)	111
		4.8.4.18	sgl_map(struct pci_dev *pdev, struct qdma_sw_sg *sg, unsigned int sgcnt, enum dma_data_direction dir)	111
		4.8.4.19	sgl_unmap(struct pci_dev *pdev, struct qdma_sw_sg *sg, unsigned int sgcnt, enum dma_data_direction dir)	112
		4.8.4.20	descq_flq_free_resource(struct qdma_descq *descq)	112
4.9	qdma_	device.h F	ile Reference	112
	4.9.1	Detailed	Description	113
	4.9.2	Macro De	efinition Documentation	113
		4.9.2.1	xdev_2_qdev	113
	4.9.3	Enumera	tion Type Documentation	113
		4.9.3.1	csr_type	113
	4.9.4	Function	Documentation	113
		4.9.4.1	qdma_device_init(struct xlnx_dma_dev *xdev)	113
		4.9.4.2	qdma_device_cleanup(struct xlnx_dma_dev *xdev)	114
		4.9.4.3	qdma_device_get_id_from_descq(struct xlnx_dma_dev *xdev, struct qdma_← descq *descq)	114
		4.9.4.4	qdma_device_get_descq_by_id(struct xlnx_dma_dev *xdev, unsigned long idx, char *buf, int buflen, int init)	114
		4.9.4.5	qdma_device_get_descq_by_hw_qid(struct xlnx_dma_dev *xdev, unsigned long qidx_hw, u8 c2h)	115
		4.9.4.6	qdma_device_prep_q_resource(struct xlnx_dma_dev *xdev)	115
		4.9.4.7	qdma_csr_read_cmpl_status_acc(struct xlnx_dma_dev *xdev, unsigned int *cs_acc)	115

CONTENTS xxvii

		4.9.4.8	qdma_csr_read_rngsz(struct xlnx_dma_dev *xdev, unsigned int *rngsz)	116
		4.9.4.9	qdma_csr_read_bufsz(struct xlnx_dma_dev *xdev, unsigned int *bufsz)	116
		4.9.4.10	qdma_csr_read_timer_cnt(struct xlnx_dma_dev *xdev, unsigned int *cnt)	116
		4.9.4.11	qdma_csr_read_cnt_thresh(struct xlnx_dma_dev *xdev, unsigned int *th)	116
		4.9.4.12	qdma_csr_read(struct xlnx_dma_dev *xdev, struct qdma_csr_info *csr_info, unsigned int timeout_ms)	117
4.10	qdma_i	intr.h File F	Reference	117
	4.10.1	Detailed I	Description	118
	4.10.2	Function	Documentation	118
		4.10.2.1	intr_teardown(struct xlnx_dma_dev *xdev)	118
		4.10.2.2	intr_setup(struct xlnx_dma_dev *xdev)	118
		4.10.2.3	intr_ring_teardown(struct xlnx_dma_dev *xdev)	118
		4.10.2.4	intr_context_setup(struct xlnx_dma_dev *xdev)	119
		4.10.2.5	intr_ring_setup(struct xlnx_dma_dev *xdev)	119
		4.10.2.6	intr_legacy_init(void)	119
		4.10.2.7	intr_legacy_setup(struct qdma_descq *descq)	119
		4.10.2.8	intr_legacy_clear(struct qdma_descq *descq)	119
		4.10.2.9	intr_work(struct work_struct *work)	120
		4.10.2.10	qdma_err_intr_setup(struct xlnx_dma_dev *xdev, u8 rearm)	120
		4.10.2.11	qdma_enable_hw_err(struct xlnx_dma_dev *xdev, u8 hw_err_type)	120
		4.10.2.12	get_intr_ring_index(struct xlnx_dma_dev *xdev, u32 vector_index)	121
4.11	qdma_	mbox.h Fil	e Reference	121
	4.11.1	Detailed I	Description	123
	4.11.2	Macro De	efinition Documentation	123
		4.11.2.1	MBOX_BASE	123
		4.11.2.2	MBOX_FN_STATUS	123
		4.11.2.3	S_MBOX_FN_STATUS_IN_MSG	124
		4.11.2.4	M_MBOX_FN_STATUS_IN_MSG	124
		4.11.2.5	F_MBOX_FN_STATUS_IN_MSG	124
		4.11.2.6	S_MBOX_FN_STATUS_OUT_MSG	124
		4.11.2.7	M_MBOX_FN_STATUS_OUT_MSG	124

xxviii CONTENTS

4.11.2.8 F_MBOX_FN_STATUS_OUT_MSG
4.11.2.9 S_MBOX_FN_STATUS_ACK
4.11.2.10 M_MBOX_FN_STATUS_ACK
4.11.2.11 F_MBOX_FN_STATUS_ACK
4.11.2.12 S_MBOX_FN_STATUS_SRC
4.11.2.13 M_MBOX_FN_STATUS_SRC
4.11.2.14 G_MBOX_FN_STATUS_SRC
4.11.2.15 MBOX_FN_STATUS_MASK
4.11.2.16 MBOX_FN_CMD
4.11.2.17 S_MBOX_FN_CMD_SND
4.11.2.18 M_MBOX_FN_CMD_SND
4.11.2.19 F_MBOX_FN_CMD_SND
4.11.2.20 S_MBOX_FN_CMD_RCV
4.11.2.21 M_MBOX_FN_CMD_RCV
4.11.2.22 F_MBOX_FN_CMD_RCV
4.11.2.23 S_MBOX_FN_CMD_VF_RESET
4.11.2.24 M_MBOX_FN_CMD_VF_RESET
4.11.2.25 MBOX_ISR_VEC
4.11.2.26 S_MBOX_ISR_VEC
4.11.2.27 M_MBOX_ISR_VEC
4.11.2.28 V_MBOX_ISR_VEC
4.11.2.29 MBOX_FN_TARGET
4.11.2.30 S_MBOX_FN_TARGET_ID
4.11.2.31 M_MBOX_FN_TARGET_ID
4.11.2.32 V_MBOX_FN_TARGET_ID
4.11.2.33 MBOX_ISR_EN
4.11.2.34 S_MBOX_ISR_EN
4.11.2.35 M_MBOX_ISR_EN
4.11.2.36 F_MBOX_ISR_EN
4.11.2.37 MBOX_PF_ACK_BASE

CONTENTS xxix

		4.11.2.38	B MBOX_PF_ACK_STEP	127
		4.11.2.39	MBOX_PF_ACK_COUNT	127
		4.11.2.40	MBOX_IN_MSG_BASE	127
		4.11.2.41	MBOX_OUT_MSG_BASE	127
		4.11.2.42	MBOX_MSG_STEP	128
		4.11.2.43	MBOX_MSG_REG_MAX	128
		4.11.2.44	MBOX_MSG_OP_PF_MASK	128
	4.11.3	Enumera	tion Type Documentation	128
		4.11.3.1	mbox_msg_op	128
	4.11.4	Function	Documentation	128
		4.11.4.1	qdma_mbox_init(struct xlnx_dma_dev *xdev)	128
		4.11.4.2	qdma_mbox_cleanup(struct xlnx_dma_dev *xdev)	129
		4.11.4.3	qdma_mbox_msg_send(struct xlnx_dma_dev *xdev, struct mbox_msg *m, bool wait_resp, u8 resp_op, unsigned int timeout_ms)	129
		4.11.4.4	qdma_mbox_msg_alloc(struct xlnx_dma_dev *xdev, enum mbox_msg_op op) .	129
		4.11.4.5	qdma_mbox_msg_free(const char *fname, struct mbox_msg *m)	130
4.12	qdma_	mod.h File	Reference	130
	4.12.1	Detailed	Description	131
	4.12.2	Function	Documentation	131
		4.12.2.1	xpdev_list_dump(char *buf, int buflen)	131
		4.12.2.2	xpdev_find_by_idx(unsigned int idx, char *ebuf, int ebuflen)	131
		4.12.2.3	<pre>xpdev_queue_get(struct xlnx_pci_dev *xpdev, unsigned int qidx, bool c2h, bool check_qhndl, char *ebuf, int ebuflen)</pre>	131
		4.12.2.4	<pre>xpdev_queue_add(struct xlnx_pci_dev *xpdev, struct qdma_queue_conf *qconf, char *ebuf, int ebuflen)</pre>	132
		4.12.2.5	<pre>xpdev_queue_delete(struct xlnx_pci_dev *xpdev, unsigned int qidx, bool c2h, char *ebuf, int ebuflen)</pre>	132
		4.12.2.6	qdma_device_read_user_register(struct xlnx_pci_dev *xpdev, unsigned int reg⇔_addr)	132
		4.12.2.7	qdma_device_write_user_register(struct xlnx_pci_dev *xpdev, unsigned int reg⇔_addr, u32 value)	133
		4.12.2.8	qdma_device_read_bypass_register(struct_xlnx_pci_dev_*xpdev, unsigned_int_reg_addr)	133

CONTENTS

4.1	12.2.9						er(struct			_	
4.13 qdma_nl.h	File Re	eferenc	е					 	 		 133
4.13.1 De	etailed D	Descrip	tion .					 	 		 138
4.13.2 Ma	acro Def	finition	Docum	entatio	on			 	 		 138
4.1	13.2.1	XNL_I	NAME_	PF .				 	 		 138
4.1	13.2.2	XNL_I	NAME_	VF				 	 		 138
4.1	13.2.3	XNL_\	/ERSIC	ON .				 	 		 138
4.1	13.2.4	XNL_I	RESP_I	BUFLE	N_MIN			 	 		 138
4.1	13.2.5	XNL_I	RESP_I	BUFLE	N_MAX	(.		 	 		 138
4.1	13.2.6	XNL_I	ERR_B	UFLEN	١			 	 		 138
4.1	13.2.7	XNL_S	STR_LE	EN_MA	λX			 	 		 138
4.1	13.2.8	XNL_0	וו_XDIג	NVALII	D			 	 		 138
4.1	13.2.9	XNL_I	QMO	DE_S	Γ			 	 		 139
4.1	13.2.10	XNL_I	QMO	DE_M	M			 	 		 139
4.1	13.2.11	XNL_I	QDIF	R_H2C				 	 		 139
4.1	13.2.12	XNL_I	QDIF	R_C2H				 	 		 139
4.1	13.2.13	XNL_I	QDIF	R_BOT	н			 	 		 139
4.1	13.2.14	XNL_I	PFET	ГСН_Е	Ν			 	 		 139
4.1	13.2.15	XNL_I	DES	C_BYF	ASS_E	N		 	 		 139
4.1	13.2.16	XNL_I	FETC	CH_CR	EDIT .			 	 		 139
4.1	13.2.17	XNL_I	CMP	L_STA	TUS_A	CC_EN		 	 		 139
4.1	13.2.18	XNL_I	CMP	L_STA	TUS_E	N		 	 		 139
4.1	13.2.19	XNL_I	CMP	L_STA	TUS_P	END_C	HK	 	 		 140
4.1	13.2.20	XNL_I	CMP	L_STA	TUS_D	ESC_E	N	 	 		 140
4.1	13.2.21	XNL_I	C2H_	_CMPL	_INTR_	_EN		 	 		 140
4.1	13.2.22	XNL_I	CMP	L_UDE	D_EN .			 	 		 140
4.1	13.2.23	XNL_I	PFET	ГСН_В	YPASS	_EN		 	 		 140
4.1	13.2.24	XNL_I	CMP	T_OVF	_CHK_	DIS		 	 		 140
4.1	13.2.25	MAX_	QFLAG	iS				 	 		 140
4.1	13.2.26	QDMA	_MAX_	_INT_F	RING_E	NTRIES	3	 	 		 140

CONTENTS xxxi

	4.13.3	Enumera	tion Type Documentation	141
		4.13.3.1	xnl_attr_t	141
		4.13.3.2	xnl_st_c2h_cmpt_desc_size	142
		4.13.3.3	xnl_op_t	142
		4.13.3.4	qdma_err_idx	142
4.14	qdma_	st_c2h.h F	ile Reference	143
	4.14.1	Detailed	Description	143
	4.14.2	Function	Documentation	143
		4.14.2.1	qdma_descq_rxq_read(struct qdma_descq *descq, struct qdma_request *req) .	143
		4.14.2.2	qdma_descq_dump_cmpt(struct qdma_descq *descq, int start, int end, char *buf, int buflen)	143
		4.14.2.3	incr_cmpl_desc_cnt(struct qdma_descq *descq, unsigned int cnt)	144
		4.14.2.4	descq_flq_free_resource(struct qdma_descq *descq)	144
		4.14.2.5	descq_flq_alloc_resource(struct qdma_descq *descq)	144
		4.14.2.6	descq_process_completion_st_c2h(struct qdma_descq *descq, int budget, bool upd_cmpl)	145
		4.14.2.7	descq_st_c2h_read(struct qdma_descq *descq, struct qdma_request *req, bool update, bool refill)	145
4.15	qdma_	thread.h F	ile Reference	145
	4.15.1	Detailed	Description	146
	4.15.2	Function	Documentation	146
		4.15.2.1	qdma_threads_create(unsigned int num_threads)	146
		4.15.2.2	qdma_threads_destroy(void)	146
		4.15.2.3	qdma_thread_remove_work(struct qdma_descq *descq)	146
		4.15.2.4	qdma_thread_add_work(struct qdma_descq *descq)	146
4.16	thread.	h File Refe	erence	147
	4.16.1	Detailed	Description	147
	4.16.2	Macro De	efinition Documentation	147
		4.16.2.1	lock_thread	147
		4.16.2.2	unlock_thread	148
		4.16.2.3	qdma_kthread_wakeup	148
		4.16.2.4	pr_debug_thread	148

xxxii CONTENTS

4.16.3	Function I	Documentation	148
	4.16.3.1	${\tt qdma_kthread_dump(struct\ qdma_kthread\ *thp,\ char\ *buf,\ int\ buflen,\ int\ detail)}\ \ .$	148
	4.16.3.2	qdma_kthread_start(struct qdma_kthread *thp, char *name, int id)	148
	4.16.3.3	qdma_kthread_stop(struct qdma_kthread *thp)	149
4.17 xdev.h	File Refere	nce	149
4.17.1	Detailed D	Description	150
4.17.2	Macro De	finition Documentation	151
	4.17.2.1	QDMA_BAR_NUM	151
	4.17.2.2	QDMA_MAX_BAR_LEN_MAPPED	151
	4.17.2.3	QDMA_DESC_BLEN_BITS	151
	4.17.2.4	QDMA_DESC_BLEN_MAX	151
	4.17.2.5	PCI_DMA_H	151
	4.17.2.6	PCI_DMA_L	151
	4.17.2.7	XDEV_FLAG_OFFLINE	151
	4.17.2.8	XDEV_FLAG_IRQ	151
	4.17.2.9	XDEV_NUM_IRQ_MAX	151
	4.17.2.10	RTL1_VERSION	151
	4.17.2.11	xdev_sriov_disable	152
	4.17.2.12	xdev_sriov_enable	152
	4.17.2.13	xdev_sriov_vf_offline	152
	4.17.2.14	xdev_sriov_vf_online	152
4.17.3	Typedef D	Occumentation	152
	4.17.3.1	f_intr_handler	152
4.17.4	Enumerat	ion Type Documentation	152
	4.17.4.1	intr_type_list	152
4.17.5	Function I	Documentation	152
	4.17.5.1	xdev_find_by_pdev(struct pci_dev *pdev)	152
	4.17.5.2	xdev_find_by_idx(int idx)	153
	4.17.5.3	xdev_list_first(void)	153
	4.17.5.4	xdev_list_next(struct xlnx_dma_dev *xdev)	153
	4.17.5.5	xdev_list_dump(char *buf, int buflen)	154
	4.17.5.6	xdev_check_hndl(const char *f, struct pci_dev *pdev, unsigned long hndl)	154
Index			155

Chapter 1

Data Structure Index

1.1 Data Structures

Here are the data structures with brief descriptions:

desciptor	5
descq_csr_info	
Qdma Q csr register settings	5
drv_mode_name	5
free_entry	6
global_csr_conf	6
hw_descq_context	
Queue context information	7
intr_coal_conf	
Interrut coalescing configuration	8
intr_info_t	9
intr_vec_map_type	
Interrupt vector map details	10
mbox_msg	
Mailbox message	11
mbox_msg_csr	
Mailbox csr reading message	12
mbox_msg_fmap	
FMAP programming command	13
mbox_msg_hdr	
Mailbox message header	14
mbox_msg_intr_ctxt	
Interrupt context mailbox message	14
mbox_msg_qctxt	
Queue context mailbox message header	15
qconf_entry	17
qconf_entry_head	18
qdma_c2h_cmpt_cmpl_status	
Qdma completion data descriptor	20
qdma_c2h_desc	
Qdma c2h descriptor	20
qdma_cdev	
QDMA character device book keeping parameters	21
qdma_cdev_cb	
ODMA character device call back data	23

Data Structure Index

qdma_cmpl_ctrl	24
qdma_csr_info	25
qdma_desc_cmpl_status	
Qdma writeback descriptor	26
qdma_descq	
Qdma software descriptor book keeping fields	26
qdma_dev	
Qdma device per function	32
qdma_dev_conf	34
qdma_flq	
Qdma free list q page allocation book keeping	37
qdma_h2c_desc	
Memory mapped descriptor format	39
qdma_intr_ring	
Interrupt ring entry definition	40
qdma_io_cb	
QDMA character device io call back book keeping parameters	42
qdma_kthread	
Qdma thread book keeping parameters	43
qdma_mbox	
Mailbox book keeping structure	45
qdma_mm_desc	
Memory mapped descriptor format	47
qdma_queue_conf	48
qdma_request	53
qdma_sdesc_info	
Qdma descriptor information	55
qdma_sgt_req_cb	
Qdma_sgt_req_cb fits in qdma_request.opaque	56
qdma_sw_sg	58
qdma_version_info	59
stm_descq_context	
Queue stm information	59
xlnx_dma_dev	
Xilinx DMA device details	60
xlnx_nl_work	63
xlnx_nl_work_q_ctrl	64
xlnx_pci_dev	
Xilinx pcie device data members	64
xlnx_qdata	
Queue data variables send while read/write request	66
xreg info	66

Chapter 2

File Index

2.1 File List

Here is a list of all documented files with brief descriptions:

cdev.h	
This file contains the declarations for qdma pcie kernel module	67
libqdma_config.h	
This file contains the declarations for qdma configuration apis	36
libqdma_export.h	
This file contains the declarations for libqdma interfaces	77
nl.h	
This file contains the declarations for qdma netlink helper funnctions kernel module	97
pci_ids.h	
• • • • • • • • • • • • • • • • • • • •	97
qdma_compat.h	
This file is used to allow the driver to be compiled under multiple versions of Linux with as few	
·	98
qdma_context.h	
· ·	98
1 = 0	??
1 = 0 =	??
	??
qdma_descq.h	_
This file contains the declarations for qdma descq processing)4
qdma_device.h	.,
This file contains the declarations for QDMA device	12
qdma_intr.h	
This file contains the declarations for qdma dev interrupt handlers	1 /
qdma_mbox.h This file contains the declarations for qdma mailbox apis	٠.
qdma mod.h	ا ک
This file contains the declarations for qdma pcie kernel module	٦r
qdma nl.h)(
This file contains the declarations for gdma netlink interfaces	ع ر
·	??
	??
qdma_st_c2h.h	•
This file contains the declarations for qdma st c2h processing	4.9
qdma thread.h	
This file contains the declarations for qdma thread handlers	45

4 File Index

thread.h	
This file contains the declarations for qdma kernel threads	147
drv/version.h	??
libqdma/version.h	??
This file contains the declarations for QDMA PCIe device	149
xdev_regs.h	??

Chapter 3

Data Structure Documentation

3.1 desciptor Union Reference

The documentation for this union was generated from the following file:

• qdma_st_c2h.h

3.2 descq_csr_info Struct Reference

```
#include <qdma_device.h>
```

3.2.1 Detailed Description

qdma Q csr register settings

The documentation for this struct was generated from the following file:

• qdma_device.h

3.3 drv_mode_name Struct Reference

Data Fields

- enum qdma_drv_mode drv_mode
- char name [20]

The documentation for this struct was generated from the following file:

• libqdma_export.h

3.4 free_entry Struct Reference

Data Fields

- struct list_head list_head
- u32 next_qbase
- u32 free
- u32 index

3.4.1 Field Documentation

3.4.1.1 struct list_head free_entry::list_head

to connect to free_list

3.4.1.2 u32 free_entry::next_qbase

next available qbase

3.4.1.3 u32 free_entry::free

free qs available in this entry

3.4.1.4 u32 free_entry::index

index of the entry

The documentation for this struct was generated from the following file:

· qdma qconf mgr.h

3.5 global_csr_conf Struct Reference

```
#include <libqdma_export.h>
```

Data Fields

- unsigned int ring_sz [QDMA_GLOBAL_CSR_ARRAY_SZ]
- unsigned int c2h timer cnt [QDMA GLOBAL CSR ARRAY SZ]
- unsigned int c2h_cnt_th [QDMA_GLOBAL_CSR_ARRAY_SZ]
- unsigned int c2h_buf_sz [QDMA_GLOBAL_CSR_ARRAY_SZ]
- unsigned int cmpl_status_acc

3.5.1 Detailed Description

struct global_csr_conf - global CSR configuration

3.5.2 Field Documentation

3.5.2.1 unsigned int global_csr_conf::ring_sz[QDMA_GLOBAL_CSR_ARRAY_SZ]

Descriptor ring size ie. queue depth

3.5.2.2 unsigned int global_csr_conf::c2h_timer_cnt[QDMA_GLOBAL_CSR_ARRAY_SZ]

C2H timer count list

3.5.2.3 unsigned int global_csr_conf::c2h_cnt_th[QDMA_GLOBAL_CSR_ARRAY_SZ]

C2H counter threshold list

3.5.2.4 unsigned int global_csr_conf::c2h_buf_sz[QDMA_GLOBAL_CSR_ARRAY_SZ]

C2H buffer size list

3.5.2.5 unsigned int global_csr_conf::cmpl_status_acc

wireback acculation enable/disable

The documentation for this struct was generated from the following file:

• libqdma_export.h

3.6 hw_descq_context Struct Reference

#include <qdma_mbox.h>

Data Fields

- u32 sw [5]
- u32 prefetch [2]
- u32 cmpt [5]
- u32 hw [2]
- u32 cr [1]
- u32 fmap [2]

3.6.1 Detailed Description

queue context information

3.6.2 Field Documentation

3.6.2.1 u32 hw_descq_context::sw[5]

software descriptor context data: 4 data words

3.6.2.2 u32 hw_descq_context::prefetch[2]

prefetch context data: 2 data words

3.6.2.3 u32 hw_descq_context::cmpt[5]

queue completion context data: 4 data words

3.6.2.4 u32 hw_descq_context::hw[2]

hardware descriptor context data: 2 data words

3.6.2.5 u32 hw_descq_context::cr[1]

C2H or H2C context: 1 data word

3.6.2.6 u32 hw_descq_context::fmap[2]

FMAP context data

The documentation for this struct was generated from the following file:

• qdma_mbox.h

3.7 intr_coal_conf Struct Reference

#include <xdev.h>

Data Fields

- u16 vec_id
- u16 intr_rng_num_entries
- · dma addr t intr_ring_bus
- struct qdma_intr_ring * intr_ring_base
- u8 color
- unsigned int cidx

3.7.1 Detailed Description

interrut coalescing configuration

3.7.2 Field Documentation

```
3.7.2.1 u16 intr_coal_conf::vec_id
```

< interrupt vector index number of entries in interrupt ring per vector

3.7.2.2 u16 intr_coal_conf::intr_rng_num_entries

interrupt ring base address

3.7.2.3 struct qdma_intr_ring* intr_coal_conf::intr_ring_base

color value indicates the valid entry in the interrupt ring

3.7.2.4 u8 intr_coal_conf::color

interrupt ring consumer index

The documentation for this struct was generated from the following file:

· xdev.h

3.8 intr_info_t Struct Reference

Data Fields

- char msix name [QDMA DEV NAME MAXLEN+16]
- struct list_head intr_list
- int intr_list_cnt
- struct intr_vec_map_type intr_vec_map

3.8.1 Field Documentation

3.8.1.1 char intr_info_t::msix_name[QDMA_DEV_NAME_MAXLEN+16]

< msix_entry list for all vectors queue list for each interrupt

3.8.1.2 struct list_head intr_info_t::intr_list

number of queues assigned for each interrupt

3.8.1.3 int intr_info_t::intr_list_cnt

interrupt vector map

The documentation for this struct was generated from the following file:

xdev.h

3.9 intr_vec_map_type Struct Reference

```
#include <xdev.h>
```

Data Fields

- enum intr_type_list intr_type
- int intr_vec_index
- f_intr_handler intr_handler

3.9.1 Detailed Description

interrupt vector map details

Interrupt info for MSI-X interrupt vectors per device

3.9.2 Field Documentation

3.9.2.1 enum intr_type_list intr_vec_map_type::intr_type

interrupt type

3.9.2.2 int intr_vec_map_type::intr_vec_index

interrupt vector index

3.9.2.3 f_intr_handler intr_vec_map_type::intr_handler

interrupt handler

The documentation for this struct was generated from the following file:

• xdev.h

3.10 mbox_msg Struct Reference

```
#include <qdma_mbox.h>
```

Data Fields

- struct work_struct work
- struct list_head list
- qdma_wait_queue waitq
- · struct kref refcnt
- u8 wait_resp
- u8 wait_op
- u8 rsvd [2]
- union {
 struct mbox_msg_hdr hdr
 struct mbox_msg_fmap fmap
 struct mbox_msg_intr_ctxt intr_ctxt
 struct mbox_msg_qctxt qctxt
 struct mbox_msg_csr csr
 u32 raw [MBOX_MSG_REG_MAX]
 };

3.10.1 Detailed Description

mailbox message

3.10.2 Field Documentation

3.10.2.1 struct list_head mbox_msg::list

workqueue item

3.10.2.2 qdma_wait_queue mbox_msg::waitq

message list

3.10.2.3 struct mbox_msg_hdr mbox_msg::hdr
mailbox message header

3.10.2.4 struct mbox_msg_fmap mbox_msg::fmap
fmap mailbox message

3.10.2.5 struct mbox_msg_intr_ctxt mbox_msg::intr_ctxt

interrupt context mailbox message

3.10.2.6 struct mbox_msg_qctxt mbox_msg::qctxt

queue context mailbox message

3.10.2.7 struct mbox_msg_csr mbox_msg::csr

global csr mailbox message

3.10.2.8 u32 mbox_msg::raw[MBOX_MSG_REG_MAX]

buffer to hold raw data between pf and vf

The documentation for this struct was generated from the following file:

• qdma_mbox.h

3.11 mbox_msg_csr Struct Reference

```
#include <qdma_mbox.h>
```

Data Fields

- struct mbox_msg_hdr hdr
- struct qdma_csr_info csr_info

3.11.1 Detailed Description

mailbox csr reading message

3.11.2 Field Documentation

3.11.2.1 struct mbox_msg_hdr mbox_msg_csr::hdr

mailbox message header

The documentation for this struct was generated from the following file:

• qdma_mbox.h

3.12 mbox_msg_fmap Struct Reference

```
#include <qdma_mbox.h>
```

Data Fields

- struct mbox_msg_hdr hdr
- · unsigned int qbase
- unsigned int qmax

3.12.1 Detailed Description

FMAP programming command.

3.12.2 Field Documentation

3.12.2.1 struct mbox_msg_hdr mbox_msg_fmap::hdr

mailbox message header

3.12.2.2 unsigned int mbox_msg_fmap::qbase

start queue number in the queue range

3.12.2.3 unsigned int mbox_msg_fmap::qmax

max queue number in the queue range(0-2k)

The documentation for this struct was generated from the following file:

qdma_mbox.h

3.13 mbox_msg_hdr Struct Reference

```
#include <qdma_mbox.h>
```

Data Fields

- u8 **op**
- u16 src
- u16 dst
- char status

3.13.1 Detailed Description

mailbox message header

3.13.2 Field Documentation

3.13.2.1 u16 mbox_msg_hdr::src

opcode

3.13.2.2 u16 mbox_msg_hdr::dst

src function

3.13.2.3 char mbox_msg_hdr::status

dst function

The documentation for this struct was generated from the following file:

• qdma_mbox.h

3.14 mbox_msg_intr_ctxt Struct Reference

```
#include <qdma_mbox.h>
```

Data Fields

- struct mbox_msg_hdr hdr
- u16 clear:1
- u16 filler:15
- u8 vec base
- u8 num_rings
- u32 ring_index_list [QDMA_NUM_DATA_VEC_FOR_INTR_CXT]
- u32 w [QDMA_NUM_DATA_VEC_FOR_INTR_CXT *3]

3.14.1 Detailed Description

interrupt context mailbox message

3.14.2 Field Documentation

3.14.2.1 struct mbox_msg_hdr mbox_msg_intr_ctxt::hdr

mailbox message header

3.14.2.2 u16 mbox_msg_intr_ctxt::clear

flag to indicate clear interrupt context

3.14.2.3 u16 mbox_msg_intr_ctxt::filler

filler variable

3.14.2.4 u8 mbox_msg_intr_ctxt::vec_base

start vector number

3.14.2.5 u8 mbox_msg_intr_ctxt::num_rings

number of intr context rings be assigned for virtual function

3.14.2.6 u32 mbox_msg_intr_ctxt::ring_index_list[QDMA_NUM_DATA_VEC_FOR_INTR_CXT]

ring index associated for each vector

3.14.2.7 u32 mbox_msg_intr_ctxt::w[QDMA_NUM_DATA_VEC_FOR_INTR_CXT *3]

interrupt context data for all rings

The documentation for this struct was generated from the following file:

• qdma_mbox.h

3.15 mbox_msg_qctxt Struct Reference

#include <qdma_mbox.h>

Data Fields

- struct mbox_msg_hdr hdr
- u8 clear:1
- u8 verify:1
- u8 c2h:1
- u8 st:1
- u8 intr_en:1
- u8 intr_id
- · unsigned short qid
- struct hw_descq_context context

3.15.1 Detailed Description

queue context mailbox message header

3.15.2 Field Documentation

3.15.2.1 struct mbox_msg_hdr mbox_msg_qctxt::hdr

mailbox message header

3.15.2.2 u8 mbox_msg_qctxt::clear

flag to indicate to clear the queue context

3.15.2.3 u8 mbox_msg_qctxt::verify

flag to indicate to verify the queue context

3.15.2.4 u8 mbox_msg_qctxt::c2h

queue direction

3.15.2.5 u8 mbox_msg_qctxt::st

queue mode

3.15.2.6 u8 mbox_msg_qctxt::intr_en

flag to indicate to enable the interrupts

3.15.2.7 u8 mbox_msg_qctxt::intr_id
interrupt id
3.15.2.8 unsigned short mbox_msg_qctxt::qid
queue id

3.15.2.9 struct hw_descq_context mbox_msg_qctxt::context

complete hw context

The documentation for this struct was generated from the following file:

• qdma_mbox.h

3.16 qconf_entry Struct Reference

```
#include <qdma_qconf_mgr.h>
```

Data Fields

- struct list_head list_head
- u32 idx
- u32 qbase
- u32 qmax
- enum q_cfg_state cfg_state
- enum pci_dev_type type
- u8 func_id

3.16.1 Detailed Description

q configuration entry

3.16.2 Field Documentation

3.16.2.1 struct list_head qconf_entry::list_head

to connect to list head of

3.16.2.2 u32 qconf_entry::idx

idx of the device

```
3.16.2.3 u32 qconf_entry::qbase

qbase for func_id

3.16.2.4 u32 qconf_entry::qmax

qmax for func_id

3.16.2.5 enum q_cfg_state qconf_entry::cfg_state

current configuration state

3.16.2.6 enum pci_dev_type qconf_entry::type

device type PF/VF

3.16.2.7 u8 qconf_entry::func_id

func_id of the device

The documentation for this struct was generated from the following file:
```

qdma_qconf_mgr.h

3.17 qconf_entry_head Struct Reference

```
#include <qdma_qconf_mgr.h>
```

Data Fields

- struct list_head vf_list
- struct list_head vf_free_list
- struct list_head pf_list
- u32 vf_qmax
- u32 pf_qmax
- u32 vf_qbase
- atomic_t vf_cnt
- u32 qcnt_cfgd_free
- u32 qcnt_init_free
- u32 qcnt_init_used

3.17.1 Detailed Description

for hodling the qconf_entry structure

```
3.17.2 Field Documentation
3.17.2.1 struct list_head qconf_entry_head::vf_list
for holding vf qconf_entry
3.17.2.2 struct list_head qconf_entry_head::vf_free_list
for holding vf free_entry
3.17.2.3 struct list_head qconf_entry_head::pf_list
for holding pf qconf_entry
3.17.2.4 u32 qconf_entry_head::vf_qmax
for maximum qs for vf
3.17.2.5 u32 qconf_entry_head::pf_qmax
for maximum qs for pf
3.17.2.6 u32 qconf_entry_head::vf_qbase
for holding vf qconf_entry
3.17.2.7 atomic_t qconf_entry_head::vf_cnt
number of vfs attached to all pfs
3.17.2.8 u32 qconf_entry_head::qcnt_cfgd_free
```

3.17.2.9 u32 qconf_entry_head::qcnt_init_free

number of qs free for initial cfg devices

Generated by Doxygen

free count of qs which can be configured

3.17.2.10 u32 qconf_entry_head::qcnt_init_used

used by INITIAL state devices

The documentation for this struct was generated from the following file:

· qdma_qconf_mgr.h

3.18 qdma_c2h_cmpt_cmpl_status Struct Reference

```
#include <qdma_regs.h>
```

Data Fields

- __be16 pidx
- __be16 cidx
- __be32 color_isr_status

3.18.1 Detailed Description

qdma completion data descriptor

3.18.2 Field Documentation

```
3.18.2.1 __be16 qdma_c2h_cmpt_cmpl_status::pidx
```

producer index

3.18.2.2 __be16 qdma_c2h_cmpt_cmpl_status::cidx

consumer index

3.18.2.3 __be32 qdma_c2h_cmpt_cmpl_status::color_isr_status

isr color and status

The documentation for this struct was generated from the following file:

• qdma_regs.h

3.19 qdma_c2h_desc Struct Reference

```
#include <qdma_regs.h>
```

Data Fields

__be64 dst_addr

3.19.1 Detailed Description

qdma c2h descriptor

3.19.2 Field Documentation

```
3.19.2.1 __be64 qdma_c2h_desc::dst_addr
```

destination address

The documentation for this struct was generated from the following file:

· qdma_regs.h

3.20 qdma_cdev Struct Reference

```
#include <cdev.h>
```

Data Fields

- · struct list head list head
- int minor
- dev_t cdevno
- struct qdma_cdev_cb * xcb
- struct device * sys_device
- struct cdev cdev
- unsigned long c2h_qhndl
- unsigned long h2c_qhndl
- · unsigned short dir_init
- unsigned char no_memcpy
- int(* fp_open_extra)(struct qdma_cdev *)
- int(* fp_close_extra)(struct qdma_cdev *)
- long(* fp_ioctl_extra)(struct qdma_cdev *, unsigned int, unsigned long)
- ssize_t(* fp_rw)(unsigned long dev_hndl, unsigned long qhndl, struct qdma_request *)
- ssize_t(* fp_aiorw)(unsigned long dev_hndl, unsigned long qhndl, unsigned long count, struct qdma_
 request **)
- char name [0]

3.20.1 Detailed Description

QDMA character device book keeping parameters.

3.20.2 Field Documentation
3.20.2.1 struct list_head qdma_cdev::list_head
Isit of qdma character devices
3.20.2.2 int qdma_cdev::minor
minor number
3.20.2.3 dev_t qdma_cdev::cdevno
character device number
3.20.2.4 struct qdma_cdev_cb* qdma_cdev::xcb
pointer to qdma character device call back data
3.20.2.5 struct device* qdma_cdev::sys_device
pointer to kernel device(struct device)
3.20.2.6 struct cdev qdma_cdev::cdev
pointer to kernel cdev(struct cdev)
3.20.2.7 unsigned long qdma_cdev::c2h_qhndl
c2h queue handle
3.20.2.8 unsigned long qdma_cdev::h2c_qhndl
hec queue handle
3.20.2.9 unsigned short qdma_cdev::dir_init
direction
3.20.2.10 int(* qdma_cdev::fp_open_extra) (struct qdma_cdev *)
call back function for open a device

```
3.20.2.11 int(* qdma_cdev::fp_close_extra) (struct qdma_cdev *)

call back function for close a device

3.20.2.12 long(* qdma_cdev::fp_ioctl_extra) (struct qdma_cdev *, unsigned int, unsigned long)

call back function to handle ioctl message

3.20.2.13 ssize_t(* qdma_cdev::fp_rw) (unsigned long dev_hndl, unsigned long qhndl, struct qdma_request *)

call back function to handle read write request

3.20.2.14 char qdma_cdev::name[0]
```

The documentation for this struct was generated from the following file:

• cdev.h

3.21 qdma_cdev_cb Struct Reference

```
#include <cdev.h>
```

name of the character device

Data Fields

- struct xlnx_pci_dev * xpdev
- spinlock_t lock
- int cdev_major
- int cdev_minor_cnt

3.21.1 Detailed Description

QDMA character device call back data.

3.21.2 Field Documentation

3.21.2.1 struct xInx_pci_dev* qdma_cdev_cb::xpdev

pointer to xilinx pcie device

3.21.2.2 spinlock_t qdma_cdev_cb::lock

character device lock

3.21.2.3 int qdma_cdev_cb::cdev_major

character device major number

3.21.2.4 int qdma_cdev_cb::cdev_minor_cnt

character device minor number count

The documentation for this struct was generated from the following file:

• cdev.h

3.22 qdma_cmpl_ctrl Struct Reference

```
#include <libqdma_export.h>
```

Data Fields

- u8 cnt_th_idx:4
- u8 timer_idx:4
- u8 trigger_mode:3
- u8 en_stat_desc:1
- u8 cmpl_en_intr:1

3.22.1 Detailed Description

packet/streaming interfaces struct qdma_cmpl_ctrl - completion control

3.22.2 Field Documentation

3.22.2.1 u8 qdma_cmpl_ctrl::cnt_th_idx

global_csr_conf.c2h_cnt_th[N]

3.22.2.2 u8 qdma_cmpl_ctrl::timer_idx

global_csr_conf.c2h_timer_cnt[N]

```
3.22.2.3 u8 qdma_cmpl_ctrl::trigger_mode
```

tigger_mode_t

3.22.2.4 u8 qdma_cmpl_ctrl::en_stat_desc

enable status desc. for CMPT

3.22.2.5 u8 qdma_cmpl_ctrl::cmpl_en_intr

enable interrupt for CMPT

The documentation for this struct was generated from the following file:

• libqdma_export.h

3.23 qdma_csr_info Struct Reference

Data Fields

- enum csr_type type
- u32 array [QDMA_GLOBAL_CSR_ARRAY_SZ]
- u8 idx_rngsz
- u8 idx_bufsz
- u8 idx_timer_cnt
- u8 idx_cnt_th
- u32 **rngsz**
- u32 **bufsz**
- u32 timer_cnt
- u32 cnt_th
- u32 cmpl_status_acc

3.23.1 Field Documentation

3.23.1.1 u32 qdma_csr_info::array[QDMA_GLOBAL_CSR_ARRAY_SZ]

one csr register array

3.23.1.2 u8 qdma_csr_info::idx_bufsz

1x index-value pair for each type

The documentation for this struct was generated from the following file:

• qdma_device.h

3.24 qdma_desc_cmpl_status Struct Reference

```
#include <qdma_regs.h>
```

Data Fields

- __be16 pidx
- __be16 cidx
- __be32 rsvd

3.24.1 Detailed Description

qdma writeback descriptor

3.24.2 Field Documentation

3.24.2.1 __be16 qdma_desc_cmpl_status::pidx

producer index

3.24.2.2 __be16 qdma_desc_cmpl_status::cidx

consumer index

3.24.2.3 __be32 qdma_desc_cmpl_status::rsvd

reserved 32 bits

The documentation for this struct was generated from the following file:

• qdma_regs.h

3.25 qdma_descq Struct Reference

#include <qdma_descq.h>

Data Fields

- · struct qdma_queue_conf conf
- spinlock_t lock
- struct xlnx dma dev * xdev
- u8 channel
- u8 err:1
- u8 color:1
- · u8 cpu assigned:1
- u8 proc_req_running
- enum q_state_t q_state
- unsigned int qidx_hw
- unsigned int intr_work_cpu
- struct work_struct work
- · struct list head intr list
- struct list_head legacy_intr_q_list
- · int intr id
- struct list_head work_list
- struct qdma_kthread * cmplthp
- · struct list head cmplthp list
- struct list_head pend_list
- qdma_wait_queue pend_list_wq
- unsigned int pend_list_empty
- · unsigned int q stop wait
- · unsigned int avail
- · unsigned int io batch cnt
- · unsigned int pend_req_desc
- · unsigned int pidx
- · unsigned int cidx
- · unsigned int credit
- u8 * desc
- dma_addr_t desc_bus
- u8 * desc_cmpl_status
- unsigned char fl_pg_order
- unsigned char cmpt_entry_len
- unsigned char rsvd [2]
- unsigned char flq [QDMA_FLQ_SIZE]
- unsigned int udd_cnt
- unsigned int pkt_cnt
- unsigned int pkt_dlen
- unsigned int pidx_cmpt
- unsigned int cidx_cmpt
- unsigned int cidx_cmpt_pend
- unsigned long long total_cmpl_descs
- void * desc_cmpt_cur
- u8 * desc_cmpt
- dma_addr_t desc_cmpt_bus
- u8 * desc_cmpt_cmpl_status

3.25.1 Detailed Description

qdma software descriptor book keeping fields

hw qidx associated for this queue

3.25.2 Field Documentation
3.25.2.1 struct qdma_queue_conf qdma_descq::conf
qdma queue configuration
3.25.2.2 spinlock_t qdma_descq::lock
lock to protect access to software descriptor
3.25.2.3 struct xInx_dma_dev* qdma_descq::xdev
pointer to dma device
3.25.2.4 u8 qdma_descq::channel
number of channels
3.25.2.5 u8 qdma_descq::err
flag to indicate error on the Q, in halted state
3.25.2.6 u8 qdma_descq::color
color bit for the queue
3.25.2.7 u8 qdma_descq::cpu_assigned
cpu attached
3.25.2.8 u8 qdma_descq::proc_req_running
state of the proc req
3.25.2.9 enum q_state_t qdma_descq::q_state
Indicate q state
3.25.2.10 unsigned int qdma_descq::qidx_hw

```
3.25.2.11 unsigned int qdma_descq::intr_work_cpu
cpu attached to intr_work
3.25.2.12 struct work_struct qdma_descq::work
queue handler
3.25.2.13 struct list_head qdma_descq::intr_list
interrupt list
3.25.2.14 struct list_head qdma_descq::legacy_intr_q_list
leagcy interrupt list
3.25.2.15 int qdma_descq::intr_id
interrupt id associated for this queue
3.25.2.16 struct list_head qdma_descq::work_list
work list for the queue
3.25.2.17 struct qdma_kthread* qdma_descq::cmplthp
write back therad list
3.25.2.18 struct list_head qdma_descq::cmplthp_list
completion status thread list for the queue
3.25.2.19 struct list_head qdma_descq::pend_list
pending qork thread list
3.25.2.20 qdma_wait_queue qdma_descq::pend_list_wq
wait queue for pending list clear
```

```
3.25.2.21 unsigned int qdma_descq::pend_list_empty
pending list empty count
3.25.2.22 unsigned int qdma_descq::avail
availed count
3.25.2.23 unsigned int qdma_descq::io_batch_cnt
IO batching cunt
3.25.2.24 unsigned int qdma_descq::pend_req_desc
current req count
3.25.2.25 unsigned int qdma_descq::pidx
current producer index
3.25.2.26 unsigned int qdma_descq::cidx
current consumer index
3.25.2.27 unsigned int qdma_descq::credit
number of descrtors yet to be processed
3.25.2.28 u8* qdma_descq::desc
desctor to be processed
3.25.2.29 dma_addr_t qdma_descq::desc_bus
desctor dma address
3.25.2.30 u8* qdma_descq::desc_cmpl_status
desctor writeback
```

```
3.25.2.31 unsigned char qdma_descq::fl_pg_order
programming order of the data in ST c2h mode
3.25.2.32 unsigned char qdma_descq::cmpt_entry_len
cmpt entry length
3.25.2.33 unsigned char qdma_descq::rsvd[2]
2 bits reserved
3.25.2.34 unsigned char qdma_descq::flq[QDMA_FLQ_SIZE]
qdma free list q
3.25.2.35 unsigned int qdma_descq::udd_cnt
total # of udd outstanding
3.25.2.36 unsigned int qdma_descq::pkt_cnt
packet count/number of packets to be processed
3.25.2.37 unsigned int qdma_descq::pkt_dlen
packet data length
3.25.2.38 unsigned int qdma_descq::pidx_cmpt
pidx of the completion entry
3.25.2.39 unsigned int qdma_descq::cidx_cmpt
completion cidx
3.25.2.40 unsigned int qdma_descq::cidx_cmpt_pend
pending writeback cidx
```

```
3.25.2.41 unsigned long long qdma_descq::total_cmpl_descs
number of packets processed in q
3.25.2.42 void* qdma_descq::desc_cmpt_cur
descriptor writeback, data type depends on the cmpt_entry_len
```

3.25.2.43 u8* qdma_descq::desc_cmpt

pointer to completion entry

3.25.2.44 dma_addr_t qdma_descq::desc_cmpt_bus

descriptor dma bus address

3.25.2.45 u8* qdma_descq::desc_cmpt_cmpl_status

descriptor writeback dma bus address

The documentation for this struct was generated from the following file:

· qdma_descq.h

3.26 qdma_dev Struct Reference

```
#include <qdma_device.h>
```

Data Fields

- u8 init_qrange:1
- u8 filler [3]
- unsigned short qmax
- · unsigned short qbase
- spinlock_t lock
- unsigned short h2c_qcnt
- unsigned short c2h_qcnt
- struct qdma_descq * h2c_descq
- struct qdma_descq * c2h_descq

3.26.1 Detailed Description

qdma device per function

3.26.2 Field Documentation

3.26.2.1 u8 qdma_dev::init_qrange

flag indicates whether the fmap programming is completed or not

3.26.2.2 u8 qdma_dev::filler[3]

filler

3.26.2.3 unsigned short qdma_dev::qmax

max number of queues per function

3.26.2.4 unsigned short qdma_dev::qbase

queue start number for this function

3.26.2.5 spinlock_t qdma_dev::lock

qdma_dev lock

3.26.2.6 unsigned short qdma_dev::h2c_qcnt

number of h2c queues for this function

3.26.2.7 unsigned short qdma_dev::c2h_qcnt

number of c2h queues for this function

3.26.2.8 struct qdma_descq* qdma_dev::h2c_descq

h2c descq list

3.26.2.9 struct qdma_descq* qdma_dev::c2h_descq

c2h descq list

The documentation for this struct was generated from the following file:

qdma_device.h

3.27 qdma_dev_conf Struct Reference

```
#include <libqdma_export.h>
```

Data Fields

- struct pci_dev * pdev
- · unsigned short gsets max
- unsigned short rsvd2
- u8 zerolen_dma:1
- u8 master_pf:1
- u8 isr_top_q_en:1
- u8 rsvd1:5
- u8 vf max
- u8 intr_rngsz
- u8 msix_qvec_max
- unsigned long uld
- enum qdma_drv_mode qdma_drv_mode
- char name [QDMA_DEV_NAME_MAXLEN]
- char bar_num_config
- char bar_num_user
- char bar_num_bypass
- char bar_num_stm
- unsigned int qsets_base
- u32 bdf
- u32 id:
- enum qdma_dev_qmax_state cur_cfg_state
- u8 tm_mode_en
- u8 tm_one_cdh_en
- void(* fp_user_isr_handler)(unsigned long dev_hndl, unsigned long uld)
- void(* fp_q_isr_top_dev)(unsigned long dev_hndl, unsigned long uld)

3.27.1 Detailed Description

qdma_dev_conf defines the per-device qdma property.

NOTE: if any of the max requested is less than supported, the value will be updated

3.27.2 Field Documentation

3.27.2.1 struct pci_dev* qdma_dev_conf::pdev

pointer to pci dev

3.27.2.2 unsigned short qdma_dev_conf::qsets_max

Maximum number of queue pairs per device

3.27.2.3 unsigned short qdma_dev_conf::rsvd2 Reserved 3.27.2.4 u8 qdma_dev_conf::zerolen_dma Indicates whether zero length DMA is allowed or not 3.27.2.5 u8 qdma_dev_conf::master_pf Indicates whether the current pf is master_pf or not 3.27.2.6 u8 qdma_dev_conf::isr_top_q_en extra handling of per descq handling in top half (i.e., qdma_descq.fp_descq_isr_top will be set) 3.27.2.7 u8 qdma_dev_conf::rsvd1 Reserved1 3.27.2.8 u8 qdma_dev_conf::vf_max Maximum number of virtual functions for current physical function 3.27.2.9 u8 qdma_dev_conf::intr_rngsz Interrupt ring size

3.27.2.10 u8 qdma_dev_conf::msix_qvec_max

interrupt:

- MSI-X only max of QDMA_DEV_MSIX_VEC_MAX per function, 32 in Everest
- 1 vector is reserved for user interrupt
- 1 vector is reserved mailbox
- 1 vector on pf0 is reserved for error interrupt
- the remaining vectors will be used for queuesmax. of vectors used for queues. libqdma update w/ actual #

index of device in device list

```
3.27.2.11 unsigned long qdma_dev_conf::uld
upper layer data, i.e. callback data
3.27.2.12 enum qdma drv mode qdma_dev_conf::qdma_drv_mode
qdma driver mode
3.27.2.13 char qdma_dev_conf::name[QDMA_DEV_NAME_MAXLEN]
an unique string to identify the dev. current format: qdma[pf|vf][idx] filled in by libqdma
3.27.2.14 char qdma_dev_conf::bar_num_config
dma config bar #, < 0 not present
3.27.2.15 char qdma_dev_conf::bar_num_user
user bar
3.27.2.16 char qdma_dev_conf::bar_num_bypass
bypass bar
3.27.2.17 char qdma_dev_conf::bar_num_stm
STM bar, PF only
3.27.2.18 unsigned int qdma_dev_conf::qsets_base
user bar, PF only
3.27.2.19 u32 qdma_dev_conf::bdf
device index
3.27.2.20 u32 qdma_dev_conf::idx
```

3.27.2.21 enum qdma_dev_qmax_state qdma_dev_conf::cur_cfg_state

current configuration state of device

3.27.2.22 u8 qdma_dev_conf::tm_mode_en

xmit in traffic manager mode

3.27.2.23 u8 qdma_dev_conf::tm_one_cdh_en

enable 1 CDH for Traffic Manager

3.27.2.24 void(* qdma_dev_conf::fp_user_isr_handler) (unsigned long dev_hndl, unsigned long uld)

user interrupt, if null, default libqdma handler is used

3.27.2.25 void(* qdma_dev_conf::fp_q_isr_top_dev) (unsigned long dev_hndl, unsigned long uld)

example flow of ST C2H: a. interrupt fires b. Hard IRQ: libqdma isr top -> dev->fp_q_isr_top_dev -> isr_top_qproc && Q->fp_descq_isr_top c. Soft IRQ: irq handler qdma_queue_service_bh() -> if rx: Q->fp_descq_rx_packet() called for each packet qdma_queue_cmpl_ctrl(set=true) to update h/w and re-enable interruptQ interrupt top, perdevice addtional handling code

The documentation for this struct was generated from the following file:

· libqdma export.h

3.28 gdma flg Struct Reference

#include <qdma_st_c2h.h>

Data Fields

- · unsigned int size
- unsigned char pg_order
- unsigned char pg_shift
- struct qdma_c2h_desc * desc
- · unsigned int udd cnt
- unsigned int pkt_cnt
- unsigned int pkt_dlen
- unsigned int avail
- unsigned long alloc_fail
- unsigned long mapping_err
- · unsigned int cidx
- · unsigned int pidx
- unsigned int pidx_pend
- struct qdma_sw_sg * sdesc
- struct qdma_sdesc_info * sdesc_info

3.28.1 Detailed Description

qdma free list q page allocation book keeping

3.28.2 Field Documentation

3.28.2.1 unsigned int qdma_flq::size

RO: size of the decriptor

3.28.2.2 unsigned char qdma_flq::pg_order

RO: page order

3.28.2.3 unsigned char qdma_flq::pg_shift

RO: page shift

3.28.2.4 struct qdma_c2h_desc* qdma_flq::desc

RO: pointer to qdma c2h decriptor

3.28.2.5 unsigned int qdma_flq::udd_cnt

RW: total # of udd outstanding

3.28.2.6 unsigned int qdma_flq::pkt_cnt

RW: total # of packet outstanding

3.28.2.7 unsigned int qdma_flq::pkt_dlen

RW: total # of pkt payload length outstanding

3.28.2.8 unsigned int qdma_flq::avail

RW: # of available Rx buffers

3.28.2.9 unsigned long qdma_flq::alloc_fail

RW: # of times buffer allocation failed

3.28.2.10 unsigned long qdma_flq::mapping_err

RW: # of RX Buffer DMA Mapping failures

3.28.2.11 unsigned int qdma_flq::cidx

RW: consumer index

3.28.2.12 unsigned int qdma_flq::pidx

RW: producer index

3.28.2.13 unsigned int qdma_flq::pidx_pend

RW: pending pidxes

3.28.2.14 struct qdma_sw_sg* qdma_flq::sdesc

RW: sw scatter gather list

3.28.2.15 struct qdma_sdesc_info* qdma_flq::sdesc_info

RW: sw descriptor info

The documentation for this struct was generated from the following file:

• qdma_st_c2h.h

3.29 qdma_h2c_desc Struct Reference

#include <qdma_regs.h>

Data Fields

- __be16 cdh_flags
- __be16 pld_len
- __be16 len
- __be16 flags
- __be64 src_addr

3.29.1 Detailed Description

memory mapped descriptor format

3.29.2 Field Documentation

```
3.29.2.1 __be16 qdma_h2c_desc::cdh_flags
```

cdh flags

```
3.29.2.2 __be16 qdma_h2c_desc::pld_len
```

current packet length

```
3.29.2.3 __be16 qdma_h2c_desc::len
```

total packet length

```
3.29.2.4 __be16 qdma_h2c_desc::flags
```

descriptor flags

```
3.29.2.5 __be64 qdma_h2c_desc::src_addr
```

source address

The documentation for this struct was generated from the following file:

• qdma_regs.h

3.30 qdma_intr_ring Struct Reference

```
#include <qdma_intr.h>
```

Data Fields

- __be64 pidx:16
- __be64 cidx:16
- __be64 s_color:1
- __be64 intr_satus:2
- __be64 error:2
- __be64 rsvd:1
- __be64 intr_type:1
- __be64 qid:24
- __be64 coal_color:1

3.30.1 Detailed Description

Interrupt ring entry definition.

3.30.2 Field Documentation

3.30.2.1 __be64 qdma_intr_ring::pidx

producer index. This is from Interrupt source. Cumulative pointer of total interrupt Aggregation Ring entry written

3.30.2.2 __be64 qdma_intr_ring::cidx

consumer index. This is from Interrupt source. Cumulative consumed pointer

3.30.2.3 __be64 qdma_intr_ring::s_color

source color. This is from Interrupt source. This bit inverts every time pidx wraps around and this field gets copied to color field of descriptor.

3.30.2.4 __be64 qdma_intr_ring::intr_satus

This is from Interrupt source. Interrupt state, 0: CMPT_INT_ISR; 1: CMPT_INT_TRIG; 2: CMPT_INT_ARMED

3.30.2.5 __be64 qdma_intr_ring::error

error. This is from interrupt source {C2h_err[1:0], h2c_err[1:0]}

3.30.2.6 __be64 qdma_intr_ring::rsvd

1 reserved bits

3.30.2.7 __be64 qdma_intr_ring::intr_type

interrupt type, 0: H2C; 1: C2H

3.30.2.8 __be64 qdma_intr_ring::qid

This is from Interrupt source. Queue ID

```
3.30.2.9 __be64 qdma_intr_ring::coal_color
```

The color bit of the Interrupt Aggregation Ring. This bit inverts every time pidx wraps around on the Interrupt Aggregation Ring.

The documentation for this struct was generated from the following file:

· qdma_intr.h

3.31 qdma_io_cb Struct Reference

```
#include <cdev.h>
```

Data Fields

- void * private
- void __user * buf
- size_t len
- unsigned int pages_nr
- struct qdma sw sg * sgl
- struct page ** pages
- struct qdma_request req

3.31.1 Detailed Description

QDMA character device io call back book keeping parameters.

3.31.2 Field Documentation

```
3.31.2.1 void __user* qdma_io_cb::buf
```

user buffer

3.31.2.2 size_t qdma_io_cb::len

length of the user buffer

3.31.2.3 unsigned int qdma_io_cb::pages_nr

page number

3.31.2.4 struct qdma_sw_sg* qdma_io_cb::sgl

scatter gather list

```
3.31.2.5 struct page** qdma_io_cb::pages
```

pages allocated to accommodate the scatter gather list

3.31.2.6 struct qdma_request qdma_io_cb::req

qdma request

The documentation for this struct was generated from the following file:

· cdev.h

3.32 qdma_kthread Struct Reference

```
#include <thread.h>
```

Data Fields

- spinlock_t lock
- char name [16]
- unsigned short cpu
- · unsigned short id
- unsigned int timeout
- unsigned long flag
- qdma_wait_queue waitq
- unsigned int schedule
- struct task_struct * task
- unsigned int work_cnt
- struct list_head work_list
- int(* finit)(struct qdma_kthread *)
- int(* fpending)(struct list_head *)
- int(* fproc)(struct list_head *)
- int(* fdone)(struct qdma_kthread *)

3.32.1 Detailed Description

qdma thread book keeping parameters

3.32.2 Field Documentation

3.32.2.1 spinlock_t qdma_kthread::lock

thread lock

3.32.2.2 char qdma_kthread::name[16]
name of the thread
3.32.2.3 unsigned short qdma_kthread::cpu
cpu number for which the thread associated with
3.32.2.4 unsigned short qdma_kthread::id
thread id
3.32.2.5 unsigned int qdma_kthread::timeout
thread sleep timeout value
3.32.2.6 unsigned long qdma_kthread::flag
flags for thread
3.32.2.7 qdma_wait_queue qdma_kthread::waitq
thread wait queue
3.32.2.8 struct task_struct* qdma_kthread::task
kernel task structure associated with thread
3.32.2.9 unsigned int qdma_kthread::work_cnt
thread work list count
3.32.2.10 struct list_head qdma_kthread::work_list
thread work list count
3.32.2.11 int(* qdma_kthread::finit) (struct qdma_kthread *)
thread initialization handler

```
3.32.2.12 int(* qdma_kthread::fpending) (struct list_head *)
thread pending handler

3.32.2.13 int(* qdma_kthread::fproc) (struct list_head *)
thread peocessing handler

3.32.2.14 int(* qdma_kthread::fdone) (struct qdma_kthread *)
```

thread done handler

The documentation for this struct was generated from the following file:

· thread.h

3.33 qdma_mbox Struct Reference

Data Fields

- · spinlock t lock
- spinlock_t hw_tx_lock
- spinlock_t hw_rx_lock
- struct workqueue_struct * workq
- struct xlnx_dma_dev * xdev
- struct work_struct tx_work
- struct work_struct rx_work
- struct mbox_msg rx
- spinlock_t list_lock
- struct list_head tx_todo_list
- struct list_head rx_pend_list
- struct timer_list timer

3.33.1 Detailed Description

mailbox book keeping structure

3.33.2 Field Documentation

3.33.2.1 spinlock_t qdma_mbox::lock

common lock

3.33.2.2 spinlock_t qdma_mbox::hw_tx_lock
tx lock
3.33.2.3 spinlock_t qdma_mbox::hw_rx_lock
rx lock
3.33.2.4 struct workqueue_struct* qdma_mbox::workq
work queue
3.33.2.5 struct xInx_dma_dev* qdma_mbox::xdev
pointer to device data
3.33.2.6 struct work_struct qdma_mbox::tx_work
tx work_struct to pass data to tx work queue
3.33.2.7 struct work_struct qdma_mbox::rx_work
rx work_struct to pass data to rx work queue
3.33.2.8 struct mbox_msg qdma_mbox::rx
mbox rx message
3.33.2.9 spinlock_t qdma_mbox::list_lock
list lock
3.33.2.10 struct list_head qdma_mbox::tx_todo_list
list of messages waiting to be sent
3.33.2.11 struct list_head qdma_mbox::rx_pend_list
list of messages waiting for response

3.33.2.12 struct timer_list qdma_mbox::timer

timer list

The documentation for this struct was generated from the following file:

• qdma_mbox.h

3.34 qdma_mm_desc Struct Reference

```
#include <qdma_regs.h>
```

Data Fields

- __be64 src_addr
- __be32 flag_len
- __be32 rsvd0
- __be64 dst_addr
- __be64 rsvd1

3.34.1 Detailed Description

memory mapped descriptor format

3.34.2 Field Documentation

3.34.2.1 __be64 qdma_mm_desc::src_addr

source address

3.34.2.2 __be32 qdma_mm_desc::flag_len

flags

3.34.2.3 __be32 qdma_mm_desc::rsvd0

reserved 32 bits

3.34.2.4 __be64 qdma_mm_desc::dst_addr

destination address

3.34.2.5 __be64 qdma_mm_desc::rsvd1

reserved 64 bits

The documentation for this struct was generated from the following file:

· qdma_regs.h

3.35 qdma_queue_conf Struct Reference

```
#include <libqdma_export.h>
```

Data Fields

- u32 qidx:24
- u32 st:1
- u32 c2h:1
- u32 pipe:1
- u32 irq_en:1
- u32 desc_rng_sz_idx:4
- u8 cmpl_status_en:1
- u8 cmpl status acc en:1
- u8 cmpl_status_pend_chk:1
- u8 desc_bypass:1
- u8 pfetch_en:1
- u8 fetch_credit:1
- u8 st_pkt_mode:1
- u8 c2h use fl:1
- u8 c2h_buf_sz_idx:4
- u8 cmpl_rng_sz_idx:4
- u8 cmpl_desc_sz:2
- u8 cmpl_stat_en:1
- u8 cmpl_udd_en:1
- u8 cmpl_timer_idx:4
- u8 cmpl_cnt_th_idx:4
- u8 cmpl_trig_mode:3
- u8 cmpl_en_intr:1
- u8 sw desc sz:2
- u8 pfetch_bypass:1
- u8 cmpl_ovf_chk_dis:1
- u8 port_id:3
- u8 at:1
- u8 cdh_max
- u8 pipe_gl_max
- · u8 pipe flow id
- u8 pipe_slr_id
- u16 pipe_tdest
- · unsigned long quld
- void(* fp_descq_isr_top)(unsigned long qhndl, unsigned long quld)
- int(* fp_descq_c2h_packet)(unsigned long qhndl, unsigned long quld, unsigned int len, unsigned int sgcnt, struct qdma_sw_sg *sgl, void *udd)
- char name [QDMA_QUEUE_NAME_MAXLEN]
- · unsigned int rngsz
- unsigned int rngsz_cmpt
- unsigned int c2h_bufsz

3.35.1 Detailed Description

struct qdma_queue_conf - qdma configuration parameters qdma_queue_conf defines the per-dma Q property. if any of the max requested is less than supported, the value will be updated

3.35.2 Field Documentation

3.35.2.1 u32 qdma_queue_conf::qidx

0xFFFF: libqdma choose the queue idx 0 \sim (qdma_dev_conf.qsets_max - 1) the calling function choose the queue idx

3.35.2.2 u32 qdma_queue_conf::st

config flags: byte #1 st mode

3.35.2.3 u32 qdma_queue_conf::c2h

c2h direction

3.35.2.4 u32 qdma_queue_conf::pipe

SDx only: inter-kernel communication pipe

3.35.2.5 u32 qdma_queue_conf::irq_en

poll or interrupt

3.35.2.6 u32 qdma_queue_conf::desc_rng_sz_idx

descriptor ring global_csr_conf.ringsz[N]

3.35.2.7 u8 qdma_queue_conf::cmpl_status_en

config flags: byte #2 writeback enable, disabled for ST C2H

3.35.2.8 u8 qdma_queue_conf::cmpl_status_acc_en

sw context.cmpl_status_acc_en

```
3.35.2.9 u8 qdma_queue_conf::cmpl_status_pend_chk
sw context.cmpl_stauts_pend_chk
3.35.2.10 u8 qdma_queue_conf::desc_bypass
send descriptor to bypass out
3.35.2.11 u8 qdma_queue_conf::pfetch_en
descriptor prefetch enable control
3.35.2.12 u8 qdma_queue_conf::fetch_credit
sw context.frcd_en[32]
3.35.2.13 u8 qdma_queue_conf::st_pkt_mode
SDx only: ST packet mode (i.e., with TLAST to identify the packet boundary)
3.35.2.14 u8 qdma_queue_conf::c2h_use_fl
c2h use pre-alloc free list
3.35.2.15 u8 qdma_queue_conf::c2h_buf_sz_idx
config flags: byte #3 global_csr_conf.c2h_buf_sz[N]
3.35.2.16 u8 qdma_queue_conf::cmpl_rng_sz_idx
ST C2H Completion/Writeback ring global_csr_conf.ringsz[N]
3.35.2.17 u8 qdma_queue_conf::cmpl_desc_sz
config flags: byte #4 C2H ST cmpt + immediate data, desc_sz_t
3.35.2.18 u8 qdma_queue_conf::cmpl_stat_en
enable status desc. for CMPT
```

```
3.35.2.19 u8 qdma_queue_conf::cmpl_udd_en
C2H Completion entry user-defined data
3.35.2.20 u8 qdma_queue_conf::cmpl_timer_idx
global_csr_conf.c2h_timer_cnt[N]
3.35.2.21 u8 qdma_queue_conf::cmpl_cnt_th_idx
config flags: byte #5 global_csr_conf.c2h_cnt_th[N]
3.35.2.22 u8 qdma_queue_conf::cmpl_trig_mode
tigger_mode_t
3.35.2.23 u8 qdma_queue_conf::cmpl_en_intr
enable interrupt for CMPT
3.35.2.24 u8 qdma_queue_conf::sw_desc_sz
config flags: byte #6 SW Context desc size, desc_sz_t
3.35.2.25 u8 qdma_queue_conf::pfetch_bypass
prefetch bypass en
3.35.2.26 u8 qdma_queue_conf::cmpl_ovf_chk_dis
OVF_DIS C2H ST over flow disable
3.35.2.27 u8 qdma_queue_conf::port_id
Port ID
3.35.2.28 u8 qdma_queue_conf::at
Address Translation
```

```
3.35.2.29 u8 qdma_queue_conf::cdh_max
only if pipe = 1 max 16. CDH length per packet
3.35.2.30 u8 qdma_queue_conf::pipe_gl_max
<= 7, max # gather buf. per packet
3.35.2.31 u8 qdma_queue_conf::pipe_flow_id
pipe flow id
3.35.2.32 u8 qdma_queue_conf::pipe_slr_id
pipe SLR id
3.35.2.33 u16 qdma_queue_conf::pipe_tdest
pipe route id
3.35.2.34 unsigned long qdma_queue_conf::quld
user provided per-Q irg handler
3.35.2.35 void(* qdma_queue_conf::fp_descq_isr_top) (unsigned long qhndl, unsigned long quld)
TBA: Q interrupt top, per-queue additional handling code for example, network rx: napi schedule(&Q->napi)
          int(* qdma_queue_conf::fp_descq_c2h_packet) (unsigned long qhndl, unsigned long quld, unsigned int len,
3.35.2.36
          unsigned int sgcnt, struct qdma_sw_sg *sgl, void *udd)
optional rx packet handler: called from irq BH (i.e.qdma_queue_service_bh())
```

- · udd: user defined data in the completion entry
- sgcnt / sgl: packet data in scatter-gather list NOTE: a. do NOT modify any field of sgl b. if zero copy, do a get_page() to prevent page freeing c. do loop through the sgl with sg->next and stop at sgcnt. the last sg may not have sg->next = NULL Returns:
 - 0 to allow libqdma free/re-task the sgl
 - < 0, libqdma will keep the packet for processing again</p>

A single packet could contain: in the case of c2h_udd_en = 1:

- udd only (udd valid, sgcnt = 0, sgl = NULL), or
- udd + packdet data in the case of c2h udd en = 0:
- packet data (udd = NULL, sgcnt > 0 and sgl valid)

```
3.35.2.37 char qdma_queue_conf::name[QDMA_QUEUE_NAME_MAXLEN]
```

fill in by libqdma name of the qdma device

3.35.2.38 unsigned int qdma_queue_conf::rngsz

ring size of the queue

3.35.2.39 unsigned int qdma_queue_conf::rngsz_cmpt

completion ring size of the queue

3.35.2.40 unsigned int qdma_queue_conf::c2h_bufsz

C2H buffer size

The documentation for this struct was generated from the following file:

· libqdma_export.h

3.36 qdma_request Struct Reference

```
#include <libqdma_export.h>
```

Data Fields

- unsigned char opaque [QDMA_REQ_OPAQUE_SIZE]
- unsigned long uld_data
- int(* fp_done)(struct qdma_request *, unsigned int bytes_done, int err)
- unsigned int timeout_ms
- · unsigned int count
- u64 ep_addr
- u8 no_memcpy:1
- u8 write:1
- u8 dma_mapped:1
- u8 h2c_eot:1
- u8 udd len
- unsigned int sgcnt
- struct qdma_sw_sg * sgl
- u8 udd [QDMA_UDD_MAXLEN]

3.36.1 Detailed Description

struct qdma_request - qdma request for read or write

```
3.36.2 Field Documentation
3.36.2.1 unsigned char qdma_request::opaque[QDMA_REQ_OPAQUE_SIZE]
private to the dma driver, do NOT touch
3.36.2.2 unsigned long qdma_request::uld_data
filled in by the calling function for the calling function
3.36.2.3 int(* qdma_request::fp_done) (struct qdma_request *, unsigned int bytes_done, int err)
set fp_done for non-blocking mode
3.36.2.4 unsigned int qdma_request::timeout_ms
timeout in mili-seconds, 0 - no timeout
3.36.2.5 unsigned int qdma_request::count
total data size
3.36.2.6 u64 qdma_request::ep_addr
MM only, DDR/BRAM memory addr
3.36.2.7 u8 qdma_request::write
write: if write to the device
3.36.2.8 u8 qdma_request::dma_mapped
if sgt is already dma mapped
3.36.2.9 u8 qdma_request::h2c_eot
user defined data present
3.36.2.10 u8 qdma_request::udd_len
indicates end of transfer towards user kernel
```

```
3.36.2.11 unsigned int qdma_request::sgcnt
```

of scatter-gather entries < 64K

```
3.36.2.12 struct qdma_sw_sg* qdma_request::sgl
```

scatter-gather list of data bufs

```
3.36.2.13 u8 qdma_request::udd[QDMA_UDD_MAXLEN]
```

udd data

The documentation for this struct was generated from the following file:

· libqdma_export.h

3.37 qdma_sdesc_info Struct Reference

```
#include <qdma_st_c2h.h>
```

Data Fields

```
struct qdma_sdesc_info * next
union {
    u8 fbits
    struct flags {
     u8 valid:1
     u8 sop:1
     u8 eop:1
     u8 filler:5
    } f
```

- u8 rsvd [3]
- unsigned int cidx


3.37.1 Detailed Description

qdma descriptor information

3.37.2 Field Documentation

3.37.2.1 struct qdma_sdesc_info* qdma_sdesc_info::next

pointer to next descriptor



3.38 qdma_sgt_req_cb Struct Reference

#include <qdma_descq.h>

Data Fields

- struct list_head list
- qdma_wait_queue wq
- unsigned int desc_nr
- unsigned int offset
- · unsigned int left
- unsigned int sg_offset
- unsigned int sg_idx
- · int status
- u8 done
- u8 unmap_needed:1
- enum qdma_req_state req_state

3.38.1 Detailed Description

qdma_sgt_req_cb fits in qdma_request.opaque

3.38.2 Field Documentation

3.38.2.1 struct list_head qdma_sgt_req_cb::list

qdma read/write request list

3.38.2.2 qdma_wait_queue qdma_sgt_req_cb::wq

request wait queue

3.38.2.3 unsigned int qdma_sgt_req_cb::desc_nr

number of descriptors to proccess

3.38.2.4 unsigned int qdma_sgt_req_cb::offset

offset in the page

3.38.2.5 unsigned int qdma_sgt_req_cb::left

number of data byte not yet proccessed

3.38.2.6 unsigned int qdma_sgt_req_cb::sg_offset

offset in the scatter gather list

```
3.38.2.7 unsigned int qdma_sgt_req_cb::sg_idx
```

scatter gather ebtry index

3.38.2.8 int qdma_sgt_req_cb::status

status of the request

3.38.2.9 u8 qdma_sgt_req_cb::done

indicates whether request processing is done or not

3.38.2.10 u8 qdma_sgt_req_cb::unmap_needed

indicates whether to unmap the kernel pages

The documentation for this struct was generated from the following file:

· qdma_descq.h

3.39 qdma_sw_sg Struct Reference

```
#include <libqdma_export.h>
```

Data Fields

- struct qdma_sw_sg * next
- struct page * pg
- unsigned int offset
- unsigned int len
- dma_addr_t dma_addr

3.39.1 Detailed Description

struct qdma_sw_sg - qdma scatter gather request

3.39.2 Field Documentation

3.39.2.1 struct qdma_sw_sg* qdma_sw_sg::next

pointer to next page

```
3.39.2.2 struct page* qdma_sw_sg::pg

pointer to current page

3.39.2.3 unsigned int qdma_sw_sg::offset

offset in current page

3.39.2.4 unsigned int qdma_sw_sg::len
```

length of the page

3.39.2.5 dma_addr_t qdma_sw_sg::dma_addr

dma address of the allocated page

The documentation for this struct was generated from the following file:

• libqdma_export.h

3.40 qdma_version_info Struct Reference

Data Fields

- u8 rtl version
- char rtl_version_str [DEVICE_VERSION_INFO_STR_LENGTH]
- u8 vivado_release_id
- char vivado_release_str [DEVICE_VERSION_INFO_STR_LENGTH]
- u8 everest_ip
- char everest_ip_str [DEVICE_VERSION_INFO_STR_LENGTH]

The documentation for this struct was generated from the following file:

· libqdma export.h

3.41 stm_descq_context Struct Reference

```
#include <qdma_mbox.h>
```

Data Fields

• u32 stm [6]

3.41.1 Detailed Description

queue stm information

3.41.2 Field Documentation

3.41.2.1 u32 stm_descq_context::stm[6]

STM data: 6 data words

The documentation for this struct was generated from the following file:

• qdma mbox.h

3.42 xlnx_dma_dev Struct Reference

```
#include <xdev.h>
```

Data Fields

- char mod_name [QDMA_DEV_NAME_MAXLEN]
- · struct qdma dev conf conf
- struct list_head list_head
- spinlock t lock
- spinlock_t hw_prg_lock
- unsigned int flags
- u8 flr_prsnt:1
- u8 st mode en:1
- u8 mm_mode_en:1
- u8 stm_en:1
- void * vf_info
- u8 vf_count
- u16 func_id
- u8 pf count
- u8 mm_channel_max
- u8 stm_rev
- void __iomem * regs
- void __iomem * stm_regs
- · int num_vecs
- struct msix_entry * msix
- struct intr_info_t * dev_intr_info_list
- int dvec_start_idx
- void * dev_priv
- u32 pipe_stm_max_pkt_size
- struct intr_coal_conf * intr_coal_list
- int vector_legacy
- struct qdma_mbox mbox
- unsigned long long total_mm_h2c_pkts
- unsigned long long total_mm_c2h_pkts
- unsigned long long total_st_h2c_pkts
- unsigned long long total_st_c2h_pkts
- unsigned int dev_ulf_extra [0]

3.42.1 Detailed Description

Xilinx DMA device details.

3.42.2 Field Documentation

3.42.2.1 char xlnx_dma_dev::mod_name[QDMA_DEV_NAME_MAXLEN]

< Xilinx DMA device name DMA device configuration

3.42.2.2 struct qdma_dev_conf xlnx_dma_dev::conf

DMA device list

3.42.2.3 struct list_head xlnx_dma_dev::list_head

DMA device lock to protects concurrent access

3.42.2.4 spinlock_t xlnx_dma_dev::lock

DMA device hardware program lock

3.42.2.5 spinlock_t xlnx_dma_dev::hw_prg_lock

device flags

3.42.2.6 u8 xlnx_dma_dev::flr_prsnt

flag to indicate the FLR present status

3.42.2.7 u8 xlnx_dma_dev::st_mode_en

flag to indicate the streaming mode enabled status

3.42.2.8 u8 xlnx_dma_dev::mm_mode_en

flag to indicate the memory mapped mode enabled status

3.42.2.9 u8 xlnx_dma_dev::stm_en

flag to indicate the presence of STM sriov info

```
3.42.2.10 void* xlnx_dma_dev::vf_info
number of virtual functions
3.42.2.11 u8 xlnx_dma_dev::vf_count
function id
3.42.2.12 u16 xlnx_dma_dev::func_id
number of physical functions
3.42.2.13 u8 xlnx_dma_dev::pf_count
max mm channels
3.42.2.14 u8 xlnx_dma_dev::stm_rev
PCIe config. bar
3.42.2.15 void __iomem* xlnx_dma_dev::stm_regs
PCIe Bar for STM config number of MSI-X interrupt vectors per device
3.42.2.16 int xlnx_dma_dev::num_vecs
msix_entry list for all MSIx vectors associated for device
3.42.2.17 struct msix_entry* xlnx_dma_dev::msix
interrupt info list for all MSIx vectors associated for device
3.42.2.18 struct intr_info_t* xlnx_dma_dev::dev_intr_info_list
data vector start index
3.42.2.19 int xlnx_dma_dev::dvec_start_idx
```

DMA private device to hold the qdma que details

```
3.42.2.20 void* xlnx_dma_dev::dev_priv

dsa configured max pkt size that STM can support

3.42.2.21 u32 xlnx_dma_dev::pipe_stm_max_pkt_size

list of interrupt coalescing configuration for each vector

3.42.2.22 struct intr_coal_conf* xlnx_dma_dev::intr_coal_list

legacy interrupt vector

3.42.2.23 struct qdma_mbox xlnx_dma_dev::mbox

number of packets processed in pf

3.42.2.24 unsigned long long xlnx_dma_dev::total_st_c2h_pkts
```

The documentation for this struct was generated from the following file:

xdev.h

for upper layer calling function

3.43 xlnx_nl_work Struct Reference

Data Fields

```
struct work_struct work
struct genl_info nl_info
struct xlnx_pci_dev * xpdev
wait_queue_head_t wq
spinlock_t lock
unsigned int q_start_handled
union {
    struct xlnx_nl_work_q_ctrl qctrl
};
```

The documentation for this struct was generated from the following file:

qdma_mod.h

3.44 xlnx_nl_work_q_ctrl Struct Reference

Data Fields

- unsigned short qidx
- · unsigned short qcnt
- u8 is_qp:1
- u8 is_c2h:1

The documentation for this struct was generated from the following file:

• qdma_mod.h

3.45 xlnx_pci_dev Struct Reference

```
#include <qdma_mod.h>
```

Data Fields

- struct list_head list_head
- struct pci_dev * pdev
- unsigned long dev_hndl
- struct workqueue_struct * nl_task_wq
- struct qdma_cdev_cb cdev_cb
- spinlock_t cdev_lock
- unsigned int qmax
- unsigned int idx
- void __iomem * user_bar_regs
- void __iomem * bypass_bar_regs
- struct xlnx_qdata qdata [0]

3.45.1 Detailed Description

xilinx pcie device data members

3.45.2 Field Documentation

3.45.2.1 struct list_head xlnx_pci_dev::list_head

device list

3.45.2.2 struct pci_dev* xlnx_pci_dev::pdev

pointer to struct pci_dev

3.45.2.3 unsigned long xlnx_pci_dev::dev_hndl device handle 3.45.2.4 struct workqueue_struct* xlnx_pci_dev::nl_task_wq netlink request work queue 3.45.2.5 struct qdma_cdev_cb xlnx_pci_dev::cdev_cb character device call back data 3.45.2.6 spinlock_t xlnx_pci_dev::cdev_lock character device lock 3.45.2.7 unsigned int xlnx_pci_dev::qmax max number of queues for device 3.45.2.8 unsigned int xlnx_pci_dev::idx device index 3.45.2.9 void __iomem* xlnx_pci_dev::user_bar_regs PCIe user bar 3.45.2.10 void __iomem* xlnx_pci_dev::bypass_bar_regs PCle bypass bar 3.45.2.11 struct xInx_qdata xInx_pci_dev::qdata[0] queue data The documentation for this struct was generated from the following file:

Generated by Doxygen

• qdma_mod.h

3.46 xlnx_qdata Struct Reference

```
#include <qdma_mod.h>
```

Data Fields

- · unsigned long qhndl
- struct qdma_cdev * xcdev

3.46.1 Detailed Description

queue data variables send while read/write request

3.46.2 Field Documentation

3.46.2.1 unsigned long xlnx_qdata::qhndl

Queue handle

3.46.2.2 struct qdma_cdev* xlnx_qdata::xcdev

qdma character device details

The documentation for this struct was generated from the following file:

• qdma_mod.h

3.47 xreg_info Struct Reference

Data Fields

- const char name [32]
- uint32_t addr
- unsigned int repeat
- · unsigned int step
- · unsigned char shift
- unsigned char len
- unsigned char filler [2]

The documentation for this struct was generated from the following file:

· xdev_regs.h

Chapter 4

File Documentation

4.1 cdev.h File Reference

```
#include #include "version.h"
#include #include #include types.h>
#include "libqdma/libqdma_export.h"
#include #include #include #include
```

Data Structures

- struct qdma_cdev_cb
- struct qdma_cdev
- struct qdma_io_cb

Macros

- #define QDMA_CDEV_CLASS_NAME DRV_MODULE_NAME
- #define QDMA_MINOR_MAX (2048)

Functions

- void qdma_cdev_destroy (struct qdma_cdev *xcdev)
- int qdma_cdev_create (struct qdma_cdev_cb *xcb, struct pci_dev *pdev, struct qdma_queue_conf *qconf, unsigned int minor, unsigned long qhndl, struct qdma_cdev **xcdev_pp, char *ebuf, int ebuflen)
- void qdma_cdev_device_cleanup (struct qdma_cdev_cb *xcb)
- int qdma_cdev_device_init (struct qdma_cdev_cb *xcb)
- void qdma_cdev_cleanup (void)
- int qdma_cdev_init (void)

4.1.1 Detailed Description

This file contains the declarations for qdma pcie kernel module.

68 File Documentation

4.1.2 Macro Definition Documentation

4.1.2.1 #define QDMA_CDEV_CLASS_NAME DRV_MODULE_NAME

QDMA character device class name

4.1.2.2 #define QDMA_MINOR_MAX (2048)

QDMA character device max minor number

4.1.3 Function Documentation

4.1.3.1 void qdma_cdev_destroy (struct qdma_cdev * xcdev)

qdma_cdev_destroy() - handler to destroy the character device

Parameters

in	xcdev	pointer to character device	
----	-------	-----------------------------	--

Returns

none

4.1.3.2 int qdma_cdev_create (struct qdma_cdev_cb * xcb, struct pci_dev * pdev, struct qdma_queue_conf * qconf, unsigned int minor, unsigned long qhndl, struct qdma_cdev ** xcdev_pp, char * ebuf, int ebuflen)

qdma_cdev_create() - handler to create a character device

Parameters

in	xcb	pointer to qdma character device call back data	
in	pdev	pointer to struct pci_dev	
in	qconf	queue configurations	
in	minor	character device minor number	
in	ebuflen	buffer length	
in	qhndl	queue handle	
out	xcdev_pp	pointer to struct qdma_cdev	
out	ebuf	error message buffer, can be NULL/0 (i.e., optional)	

Returns

0: success <0: failure

```
4.1.3.3 void qdma_cdev_device_cleanup ( struct qdma_cdev_cb * xcb )
qdma_cdev_device_cleanup() - handler to clean up a character device
Parameters
              pointer to qdma character device call back data
 in
       xcb
Returns
      none
4.1.3.4 int qdma_cdev_device_init ( struct qdma_cdev_cb * xcb )
qdma_cdev_device_init() - handler to initialize a character device
Parameters
       xcb
              pointer to qdma character device call back data
Returns
      0: success
      <0: failure
4.1.3.5 void qdma_cdev_cleanup ( void )
qdma_cdev_cleanup() - character device cleanup handler
4.1.3.6 int qdma_cdev_init ( void )
qdma_cdev_init() - character device initialization handler
```

4.2 libqdma_config.h File Reference

#include <linux/types.h>

70 File Documentation

Macros

- #define QDMA CONFIG BAR 0
- #define STM BAR 2
- #define QDMA PF MAX 4 /* 4 PFs */
- #define QDMA_VF_MAX 252
- #define QDMA_Q_PER_PF_MAX 512
- #define MAX DMA DEV 32
- #define TOTAL QDMA QS (QDMA PF MAX * QDMA Q PER PF MAX)
- #define QDMA_Q_PER_VF_MAX 1
- #define TOTAL_VF_QS 0
- #define TOTAL PF QS (TOTAL QDMA QS TOTAL VF QS)
- #define MAX QS PER PF (TOTAL PF QS/QDMA PF MAX)
- #define PCI SHIFT BUS 12
- #define PCI SHIFT DEV 4
- #define SHIFT DEC PCI BUS 1000
- #define SHIFT DEC PCI DEV 10
- #define QDMA DEV MSIX VEC MAX 8
- #define QDMA_INTR_COAL_RING_SIZE INTR_RING_SZ_4KB
- #define QDMA_NUM_DATA_VEC_FOR_INTR_CXT 1

Functions

- int gdma set gmax (unsigned long dev hndl, u32 gsets max, bool forced)
- unsigned int qdma_get_qmax (unsigned long dev_hndl)
- int qdma_set_intr_rngsz (unsigned long dev_hndl, u32 rngsz)
- unsigned int qdma_get_intr_rngsz (unsigned long dev_hndl)
- int qdma_set_cmpl_status_acc (unsigned long dev_hndl, u32 cmpl_status_acc)
- unsigned int qdma_get_cmpl_status_acc (unsigned long dev_hndl)
- int qdma_set_buf_sz (unsigned long dev_hndl, u32 *buf_sz)
- unsigned int gdma get buf sz (unsigned long dev hndl, u32 *buf sz)
- int gdma set glbl rng sz (unsigned long dev hndl, u32 *glbl rng sz)
- unsigned int qdma_get_glbl_rng_sz (unsigned long dev_hndl, u32 *glbl_rng_sz)
- int qdma_set_timer_cnt (unsigned long dev_hndl, u32 *tmr_cnt)
- unsigned int gdma get timer cnt (unsigned long dev hndl, u32 *tmr cnt)
- int qdma_set_cnt_thresh (unsigned long dev_hndl, unsigned int *cnt_th)
- unsigned int qdma get cnt thresh (unsigned long dev hndl, u32 *cnt th)

4.2.1 Detailed Description

This file contains the declarations for gdma configuration apis.

4.2.2 Macro Definition Documentation

4.2.2.1 #define QDMA_CONFIG_BAR 0

QDMA config bar number

4.2.2.2 #define STM_BAR 2 STM bar 4.2.2.3 #define QDMA_PF_MAX 4 /* 4 PFs */ Maximum number of physical functions 4.2.2.4 #define QDMA_VF_MAX 252 Maximum number of virtual functions 4.2.2.5 #define QDMA_Q_PER_PF_MAX 512 Maximum number of queues per physical function 4.2.2.6 #define MAX_DMA_DEV 32 Maximum number of QDMA devices in the system 4.2.2.7 #define TOTAL_QDMA_QS (QDMA_PF_MAX * QDMA_Q_PER_PF_MAX) Total number of qdma qs 4.2.2.8 #define QDMA_Q_PER_VF_MAX 1 Maximum number of queues per virtual function 4.2.2.9 #define TOTAL_VF_QS 0 Total number of qs for all VF

 $4.2.2.10 \quad \hbox{\#define TOTAL_PF_QS (TOTAL_QDMA_QS-TOTAL_VF_QS)}$

Total number of qs for all PFs

4.2.2.11 #define MAX_QS_PER_PF (TOTAL_PF_QS/QDMA_PF_MAX)

Maximum number of qs for PF

72 File Documentation

4.2.2.12 #define PCI_SHIFT_BUS 12

Shift for bus 'B' in B:D:F

4.2.2.13 #define PCI_SHIFT_DEV 4

Shift for device 'D' in B:D:F

4.2.2.14 #define SHIFT_DEC_PCI_BUS 1000

To shift the Bus number for getting BDF

4.2.2.15 #define SHIFT_DEC_PCI_DEV 10

To shift the device number for getting BDF

4.2.2.16 #define QDMA_DEV_MSIX_VEC_MAX 8

Maximum number of MSI-X vector per function

4.2.2.17 #define QDMA_INTR_COAL_RING_SIZE INTR_RING_SZ_4KB

ring size is 4KB, i.e 512 entries

4.2.2.18 #define QDMA_NUM_DATA_VEC_FOR_INTR_CXT 1

Maximum data vectors to be used for each function TODO: Please note that for 2018.2 only one vector would be used per pf and only one ring would be created for this vector It is also assumed that all functions have the same number of data vectors and currently different number of vectors per PF is not supported

4.2.3 Function Documentation

4.2.3.1 int qdma_set_qmax (unsigned long dev_hndl, u32 qsets_max, bool forced)

qdma_set_qmax() - Handler function to set the qmax configuration value

Parameters

in	dev_hndl	qdma device handle
in	qsets_max	qmax configuration value
in	forced	flag to force qmax change

Returns

QDMA_OPERATION_SUCCESSFUL on success <0 on failure

4.2.3.2 unsigned int qdma_get_qmax (unsigned long dev_hndl)

qdma_get_qmax() - Handler function to get the qmax configuration value

Parameters

in dev_l	hndl qdma device handle
----------	-------------------------

Returns

qmax value on success < 0 on failure

4.2.3.3 int qdma_set_intr_rngsz (unsigned long dev_hndl, u32 rngsz)

qdma_set_intr_rngsz() - Handler function to set the intr_ring_size value

Parameters

in	dev_hndl	qdma device handle
in	rngsz	interrupt aggregation ring size

Returns

QDMA_OPERATION_SUCCESSFUL on success <0 on failure

4.2.3.4 unsigned int qdma_get_intr_rngsz (unsigned long dev_hndl)

qdma_get_intr_rngsz() - Handler function to get the intr_ring_size value

Parameters

in	dev_hndl	qdma device handle
----	----------	--------------------

Returns

interrupt ring size on success <0 on failure

74 File Documentation

4.2.3.5 int qdma_set_cmpl_status_acc (unsigned long dev_hndl, u32 cmpl_status_acc)

qdma_set_cmpl_status_acc() - Handler function to set the cmpl_status_acc configuration value

Parameters

in	dev_hndl	qdma device handle
in	cmpl_status_acc	Writeback Accumulation value

Returns

QDMA_OPERATION_SUCCESSFUL on success <0 on failure

4.2.3.6 unsigned int qdma_get_cmpl_status_acc (unsigned long dev_hndl)

qdma_get_cmpl_status_acc() - Handler function to get the cmpl_status_acc configuration value

Parameters

in	dev_hndl	qdma device handle
----	----------	--------------------

Handler function to get the writeback accumulation value

Returns

cmpl_status_acc on success <0 on failure

4.2.3.7 int qdma_set_buf_sz (unsigned long dev_hndl, u32 * buf_sz)

qdma_set_buf_sz() - Handler function to set the buf_sz value

Parameters

in	dev_hndl	qdma device handle
in	buf_sz	buf sizes

Returns

QDMA_OPERATION_SUCCESSFUL on success <0 on failure

4.2.3.8 unsigned int qdma_get_buf_sz (unsigned long dev_hndl, u32 * buf_sz)

qdma_get_buf_sz() - Handler function to get the buf_sz value

Parameters

i	n	dev_hndl	qdma device handle
i	n	buf_sz	buf sizes

Returns

buf sizes on success <0 on failure

4.2.3.9 int qdma_set_glbl_rng_sz (unsigned long dev_hndl, u32 * glbl_rng_sz)

qdma_set_glbl_rng_sz() - Handler function to set the glbl_rng_sz value

Parameters

in	dev_hndl	qdma device handle
in	glbl_rng_sz	glbl_rng_sizes

Returns

QDMA_OPERATION_SUCCESSFUL on success <0 on failure

4.2.3.10 unsigned int qdma_get_glbl_rng_sz (unsigned long dev_hndl , u32 * $glbl_rng_sz$)

qdma_get_glbl_rng_sz() - Handler function to get the glbl_rng_sz value

Parameters

in	dev_hndl	qdma device handle
in	glbl_rng_sz	glbl_rng sizes

Returns

glbl_rng_sz on success <0 on failure

4.2.3.11 int qdma_set_timer_cnt (unsigned long $\textit{dev_hndl}, \ u32 * \textit{tmr_cnt}$)

qdma_set_timer_cnt() - Handler function to set the buf_sz value

Parameters

in	dev_hndl	qdma device handle
in	tmr_cnt	Array of 16 timer count values

76 File Documentation

Returns

QDMA_OPERATION_SUCCESSFUL on success <0 on failure

4.2.3.12 unsigned int qdma_get_timer_cnt (unsigned long dev_hndl, u32 * tmr_cnt)

qdma_get_timer_cnt() - Handler function to get the timer_cnt value

Parameters

in dev_l	hndl qdma device handle
----------	-------------------------

Returns

timer_cnt on success <0 on failure

4.2.3.13 int qdma_set_cnt_thresh (unsigned long dev_hndl, unsigned int * cnt_th)

qdma_set_cnt_thresh() - Handler function to set the counter threshold value

Parameters

in	dev_hndl	qdma device handle
in	cnt_th	Array of 16 timer count values

Returns

QDMA_OPERATION_SUCCESSFUL on success <0 on failure

4.2.3.14 unsigned int qdma_get_cnt_thresh (unsigned long dev_hndl , u32 * cnt_th)

qdma_get_cnt_thresh() - Handler function to get the counter thresh value

Parameters

in	dev_hndl	qdma device handle
----	----------	--------------------

Returns

counter threshold values on success <0 on failure

4.3 libqdma_export.h File Reference

```
#include <linux/types.h>
#include <linux/interrupt.h>
#include "libqdma_config.h"
```

Data Structures

- struct drv_mode_name
- · struct qdma dev conf
- · struct qdma_version_info
- · struct global_csr_conf
- struct qdma_sw_sg
- · struct qdma_queue_conf
- · struct qdma request
- struct qdma_cmpl_ctrl

Macros

- #define QDMA_FUNC_ID_INVALID (QDMA_PF_MAX + QDMA_VF_MAX)
- #define QDMA DEV NAME MAXLEN 32
- #define DEVICE_VERSION_INFO_STR_LENGTH 10
- #define QDMA_GLOBAL_CSR_ARRAY_SZ 16
- #define QDMA_QUEUE_NAME_MAXLEN 32
- #define QDMA_QUEUE_IDX_INVALID 0xFFFF
- #define QDMA_QUEUE_VEC_INVALID 0xFF
- #define QDMA REQ OPAQUE SIZE 72
- #define QDMA UDD MAXLEN 32

Enumerations

```
• enum qdma_error_codes {
 QDMA OPERATION SUCCESSFUL = 0,
 QDMA ERR PCI DEVICE NOT FOUND = -1,
 QDMA_ERR_PCI_DEVICE_ALREADY_ATTACHED = -2,
 QDMA_ERR_PCI_DEVICE_ENABLE_FAILED = -3,
 QDMA_ERR_PCI_DEVICE_INIT_FAILED = -4,
 QDMA_ERR_INVALID_INPUT_PARAM = -5,
 QDMA ERR INVALID PCI DEV = -6,
 QDMA\_ERR\_INVALID\_QIDX = -7,
 QDMA_ERR_INVALID_DESCQ_STATE = -8,
 QDMA ERR INVALID DIRECTION = -9,
 QDMA_ERR_DESCQ_SETUP_FAILED = -10,
 QDMA_ERR_DESCQ_FULL = -11,
 QDMA_ERR_DESCQ_IDX_ALREADY_ADDED = -12,
 QDMA ERR QUEUE ALREADY CONFIGURED = -13,
 QDMA ERR OUT OF MEMORY = -14,
 QDMA_ERR_INVALID_QDMA_DEVICE = -15,
 QDMA_ERR_INTERFACE_NOT_ENABLED_IN_DEVICE = -16 }
```

```
enum qdma_drv_mode {
 AUTO MODE,
 POLL MODE,
 DIRECT_INTR_MODE,
 INDIRECT INTR MODE,
 LEGACY INTR MODE }
• enum intr ring size sel {
 INTR RING SZ 4KB = 0,
 INTR RING SZ 8KB,
 INTR_RING_SZ_12KB,
 INTR_RING_SZ_16KB,
 INTR RING SZ 20KB,
 INTR RING SZ 24KB,
 INTR_RING_SZ_28KB,
 INTR_RING_SZ_32KB }
enum qdma_dev_qmax_state {
 QMAX CFG UNCONFIGURED,
 QMAX CFG INITIAL,
 QMAX_CFG_USER }
enum cmpt desc sz t {
 CMPT_DESC_SZ_8B = 0,
 CMPT_DESC_SZ_16B,
 CMPT_DESC_SZ_32B,
 CMPT DESC SZ 64B }
enum desc_sz_t {
 DESC SZ 8B = 0,
 DESC SZ 16B.
 DESC_SZ_32B,
 DESC_SZ_64B }
enum tigger_mode_t {
 TRIG_MODE_DISABLE,
 TRIG_MODE_ANY,
 TRIG MODE COUNTER,
 TRIG_MODE_USER,
 TRIG_MODE_TIMER,
 TRIG MODE COMBO }
```

Functions

- int libqdma_init (enum qdma_drv_mode qdma_drv_mode, unsigned int num_threads)
- void libqdma_exit (void)
- int qdma_device_open (const char *mod_name, struct qdma_dev_conf *conf, unsigned long *dev_hndl)
- void qdma_device_close (struct pci_dev *pdev, unsigned long dev_hndl)
- void qdma_device_offline (struct pci_dev *pdev, unsigned long dev_hndl)
- int qdma_device_online (struct pci_dev *pdev, unsigned long dev_hndl)
- int qdma_device_flr_quirk_set (struct pci_dev *pdev, unsigned long dev_hndl)
- int qdma_device_flr_quirk_check (struct pci_dev *pdev, unsigned long dev_hndl)
- int qdma_device_get_config (unsigned long dev_hndl, struct qdma_dev_conf *conf, char *ebuf, int ebuflen)
- int qdma_device_clear_stats (unsigned long dev_hndl)
- int qdma_device_get_mmh2c_pkts (unsigned long dev_hndl, unsigned long long *mmh2c_pkts)
- int qdma_device_get_mmc2h_pkts (unsigned long dev_hndl, unsigned long long *mmc2h_pkts)
- int gdma device get sth2c pkts (unsigned long dev hndl, unsigned long long *sth2c pkts)
- int qdma device get stc2h pkts (unsigned long dev hndl, unsigned long long *stc2h pkts)
- int gdma device set config (unsigned long dev hndl, struct gdma dev conf *conf)
- int qdma_device_set_cfg_state (unsigned long dev_hndl, enum qdma_dev_qmax_state new_cfg_state)

- int qdma_device_sriov_config (struct pci_dev *pdev, unsigned long dev_hndl, int num_vfs)
- unsigned int gdma device read config register (unsigned long dev hndl, unsigned int reg addr)
- void qdma_device_write_config_register (unsigned long dev_hndl, unsigned int reg_addr, u32 value)
- int qdma_device_version_info (unsigned long dev_hndl, struct qdma_version_info *version_info)
- int qdma software version info (char *software version)
- int gdma global csr get (unsigned long dev hndl, struct global csr conf *csr)
- int qdma_global_csr_set (unsigned long dev_hndl, struct global_csr_conf *csr)
- int qdma_queue_add (unsigned long dev_hndl, struct qdma_queue_conf *qconf, unsigned long *qhndl, char *buf, int buflen)
- int qdma_queue_reconfig (unsigned long dev_hndl, unsigned long id, struct qdma_queue_conf *qconf, char *buf, int buflen)
- int gdma gueue start (unsigned long dev hndl, unsigned long id, char *buf, int buflen)
- int gdma gueue stop (unsigned long dev hndl, unsigned long id, char *buf, int buflen)
- int qdma_queue_prog_stm (unsigned long dev_hndl, unsigned long id, char *buf, int buflen)
- int qdma queue remove (unsigned long dev hndl, unsigned long id, char *buf, int buflen)
- struct qdma_queue_conf * qdma_queue_get_config (unsigned long dev_hndl, unsigned long id, char *buf, int buflen)
- int qdma_queue_list (unsigned long dev_hndl, char *buf, int buflen)
- int gdma queue dump (unsigned long dev hndl, unsigned long id, char *buf, int buflen)
- int qdma_queue_dump_desc (unsigned long dev_hndl, unsigned long id, unsigned int start, unsigned int end, char *buf, int buflen)
- int qdma_queue_dump_cmpt (unsigned long dev_hndl, unsigned long id, unsigned int start, unsigned int end, char *buf, int buflen)
- ssize_t qdma_request_submit (unsigned long dev_hndl, unsigned long id, struct qdma_request *req)
- ssize_t qdma_batch_request_submit (unsigned long dev_hndl, unsigned long id, unsigned long count, struct qdma_request **reqv)
- int qdma_queue_c2h_peek (unsigned long dev_hndl, unsigned long qhndl, unsigned int *udd_cnt, unsigned int *pkt_cnt, unsigned int *data_len)
- int gdma queue avail desc (unsigned long dev hndl, unsigned long ghndl)
- int qdma_queue_cmpl_ctrl (unsigned long dev_hndl, unsigned long qhndl, struct qdma_cmpl_ctrl *cctrl, bool set)
- int qdma_queue_packet_read (unsigned long dev_hndl, unsigned long qhndl, struct qdma_request *req, struct qdma cmpl ctrl *cctrl)
- int qdma_queue_packet_write (unsigned long dev_hndl, unsigned long qhndl, struct qdma_request *req)
- void qdma_queue_service (unsigned long dev_hndl, unsigned long qhndl, int budget, bool c2h_upd_cmpl)
- int qdma_intr_ring_dump (unsigned long dev_hndl, unsigned int vector_idx, int start_idx, int end_idx, char *buf, int buflen)
- int gdma descg get cmpt udd (unsigned long dev hndl, unsigned long ghndl, char *buf, int buflen)

Variables

struct drv_mode_name mode_name_list []

4.3.1 Detailed Description

This file contains the declarations for libqdma interfaces.

4.3.2 Macro Definition Documentation

4.3.2.1 #define QDMA_FUNC_ID_INVALID (QDMA_PF_MAX + QDMA_VF_MAX)

Invalid QDMA function number

4.3.2.2 #define QDMA_DEV_NAME_MAXLEN 32
Maxinum length of the QDMA device name
4.3.2.3 #define DEVICE_VERSION_INFO_STR_LENGTH 10
qdma_version_info defines the per-device version information
4.3.2.4 #define QDMA_GLOBAL_CSR_ARRAY_SZ 16
QDMA Global CSR array size
4.3.2.5 #define QDMA_QUEUE_NAME_MAXLEN 32
maximum queue name length
4.3.2.6 #define QDMA_QUEUE_IDX_INVALID 0xFFFF
invalid queue index
4.3.2.7 #define QDMA_QUEUE_VEC_INVALID 0xFF
invalid MSI-x vector index
4.3.2.8 #define QDMA_REQ_OPAQUE_SIZE 72
maximum request length
4.3.2.9 #define QDMA_UDD_MAXLEN 32
Max length of the user defined data

4.3.3 Enumeration Type Documentation

4.3.3.1 enum qdma_error_codes

QDMA Error codes

Enumerator

QDMA_OPERATION_SUCCESSFUL QDMA driver API operation successful QDMA_ERR_PCI_DEVICE_NOT_FOUND QDMA PCI device not found on the PCIe bus QDMA_ERR_PCI_DEVICE_ALREADY_ATTACHED QDMA PCI device already attached QDMA ERR PCI DEVICE ENABLE FAILED Failed to enable the QDMA PCIe device QDMA ERR PCI DEVICE INIT FAILED Failed to initialize the QDMA PCIe device QDMA_ERR_INVALID_INPUT_PARAM Invalid input parameter given to QDMA API QDMA_ERR_INVALID_PCI_DEV Invalid PCIe device QDMA_ERR_INVALID_QIDX Invalid Queue ID provided as input QDMA_ERR_INVALID_DESCQ_STATE Invalid descriptor queue state QDMA_ERR_INVALID_DIRECTION Invalid descriptor direction provided QDMA_ERR_DESCQ_SETUP_FAILED Failed to setup the descriptor queue QDMA_ERR_DESCQ_FULL Descriptor queue is full QDMA ERR DESCQ IDX ALREADY ADDED Descriptor queue index is already added QDMA_ERR_QUEUE_ALREADY_CONFIGURED Queue is already configured QDMA_ERR_OUT_OF_MEMORY Out of memory QDMA_ERR_INVALID_QDMA_DEVICE Invalid QDMA device, QDMA device is not yet created QDMA_ERR_INTERFACE_NOT_ENABLED_IN_DEVICE The ST or MM or Both interface not enabled in

4.3.3.2 enum qdma_drv_mode

the device

qdma_drv_state_t - qdma driver state

Enumerator

AUTO_MODE auto mode decided automatically, mix of poll and interrupt mode driver is inserted in poll mode

POLL_MODE driver is inserted in direct interrupt mode
DIRECT_INTR_MODE driver is inserted in indirect interrupt mode
INDIRECT_INTR_MODE driver is inserted in legacy interrupt mode

4.3.3.3 enum intr_ring_size_sel

intr ring size sel - qdma interrupt ring size selection

Enumerator

INTR_RING_SZ_4KB 0 - INTR_RING_SZ_4KB, Accommodates 512 entries
INTR_RING_SZ_8KB 1 - INTR_RING_SZ_8KB, Accommodates 1024 entries
INTR_RING_SZ_12KB 2 - INTR_RING_SZ_12KB, Accommodates 1536 entries
INTR_RING_SZ_16KB 3 - INTR_RING_SZ_16KB, Accommodates 2048 entries
INTR_RING_SZ_20KB 4 - INTR_RING_SZ_20KB, Accommodates 2560 entries
INTR_RING_SZ_24KB 5 - INTR_RING_SZ_24KB, Accommodates 3072 entries
INTR_RING_SZ_28KB 6 - INTR_RING_SZ_24KB, Accommodates 3584 entries
INTR_RING_SZ_32KB 7 - INTR_RING_SZ_24KB, Accommodates 4096 entries

```
4.3.3.4 enum qdma_dev_qmax_state
```

```
Enumerator
```

QMAX_CFG_UNCONFIGURED device qmax not configured QMAX_CFG_INITIAL device qmax configured with initial values QMAX_CFG_USER device qmax configured from sysfs

4.3.3.5 enum cmpt_desc_sz_t

cmpt_desc_sz_t - descriptor sizes

Enumerator

CMPT_DESC_SZ_8B 0 - completion size 8B
 CMPT_DESC_SZ_16B 0 - completion size 16B
 CMPT_DESC_SZ_32B 0 - completion size 32B
 CMPT_DESC_SZ_64B 0 - completion size 64B

4.3.3.6 enum desc_sz_t

desc_sz_t - descriptor sizes

Enumerator

DESC_SZ_8B 0 - size 8B **DESC_SZ_16B** 0 - size 16B **DESC_SZ_32B** 0 - size 32B **DESC_SZ_64B** 0 - size 64B

4.3.3.7 enum tigger_mode_t

tigger_mode_t - trigger modes

Enumerator

TRIG_MODE_DISABLE 0 - disable trigger mode

TRIG_MODE_ANY 1 - any trigger mode

TRIG_MODE_COUNTER 2 - counter trigger mode

TRIG_MODE_USER 3 - trigger mode of user choice

TRIG_MODE_TIMER 4 - timer trigger mode

TRIG_MODE_COMBO 5 - timer and counter combo trigger mode

4.3.4 Function Documentation

4.3.4.1 int libqdma_init (enum qdma_drv_mode qdma_drv_mode, unsigned int num_threads)

libqdma_init() initialize the QDMA core library

Parameters

	in	qdma_drv_mode	- mode in which the driver needs to operate
in num_threads - number of threads to be created each for request processing and writeba		- number of threads to be created each for request processing and writeback processing	

Returns

0: success <0: error

4.3.4.2 void libqdma_exit (void)

libqdma_exit() cleanup the QDMA core library before exiting

Returns

none

4.3.4.3 int qdma_device_open (const char * mod_name, struct qdma_dev_conf * conf, unsigned long * dev_hndl)

qdma_device_open() - read the pci bars and configure the fpga This API should be called from probe()

User interrupt will not be enabled until qdma_user_isr_enable() is called

Parameters

in	mod_name	the module name, used for request_irq
in	conf	device configuration
out	dev_hndl	an opaque handle for libqdma to identify the device

Returns

QDMA_OPERATION_SUCCESSFUL success <0 in case of error

4.3.4.4 void qdma_device_close (struct pci_dev * pdev, unsigned long dev_hndl)

qdma_device_close() - prepare fpga for removal: disable all interrupts (users and qdma) and release all resources. This API should be called from remove()

in	pdev	ptr to struct pci_dev
in	dev_hndl	dev_hndl retured from qdma_device_open()

4.3.4.5 void qdma_device_offline (struct pci_dev * pdev, unsigned long dev_hndl)

qdma_device_offline() - Set the device in offline mode

Parameters

	in	pdev	ptr to struct pci_dev
ĺ	in	dev_hndl	dev_hndl retured from qdma_device_open()

Returns

0: success <0: error

4.3.4.6 int qdma_device_online (struct pci_dev * pdev, unsigned long dev_hndl)

qdma_device_online() - Set the device in online mode and re-initialze it

Parameters

in	pdev	ptr to struct pci_dev
in	dev_hndl	dev_hndl retured from qdma_device_open()

Returns

0: success <0: error

4.3.4.7 int qdma_device_flr_quirk_set (struct pci_dev * pdev, unsigned long dev_hndl)

qdma_device_flr_quirk_set() - start pre-flr processing

Parameters

in	pdev	ptr to struct pci_dev
in	dev_hndl	dev_hndl returned from qdma_device_open()

Returns

0: success <0: error

4.3.4.8 int qdma_device_flr_quirk_check (struct pci_dev * pdev, unsigned long dev_hndl)

qdma_device_flr_quirk_check() - check if pre-flr processing completed

Parameters

in	pdev	ptr to struct pci_dev
in	dev_hndl	dev_hndl retunred from qdma_device_open()

Returns

0: success <0: error

4.3.4.9 int qdma_device_get_config (unsigned long dev_hndl, struct qdma_dev_conf * conf, char * ebuf, int ebuflen)

qdma_device_get_config() - retrieve the current device configuration

Parameters

in	dev_hndl	dev_hndl retunred from qdma_device_open()
in	conf	device configuration
in	ebuflen	input buffer length
out	ebuf	error message buffer, can be NULL/0 (i.e., optional)

Returns

0: success <0: error

4.3.4.10 int qdma_device_clear_stats (unsigned long dev_hndl)

qdma_device_clear_stats() - clear device statistics

Parameters

ir	dev_hndl	dev_hndl retunred from qdma_device_open()
----	----------	---

Returns

0: success <0: error

4.3.4.11 int qdma_device_get_mmh2c_pkts (unsigned long dev_hndl, unsigned long long * mmh2c_pkts)

qdma_device_get_mmh2c_pkts() - get mm h2c packets processed

in	dev_hndl	dev_hndl retunred from qdma_device_open()
out	mmh2c_pkts	number of mm h2c packets processed

Returns

0: success <0: error

4.3.4.12 int qdma_device_get_mmc2h_pkts (unsigned long dev_hndl, unsigned long long * mmc2h_pkts)

qdma_device_get_mmc2h_pkts() - get mm c2h packets processed

Parameters

in	dev_hndl	dev_hndl retunred from qdma_device_open()
out	mmc2h_pkts	number of mm c2h packets processed

Returns

0: success <0: error

4.3.4.13 int qdma_device_get_sth2c_pkts (unsigned long dev_hndl, unsigned long long * sth2c_pkts)

qdma_device_get_sth2c_pkts() - get st h2c packets processed

Parameters

in	dev_hndl	dev_hndl retunred from qdma_device_open()
out	sth2c_pkts	number of st h2c packets processed

Returns

0: success <0: error

4.3.4.14 int qdma_device_get_stc2h_pkts (unsigned long dev_hndl , unsigned long $long * stc2h_pkts$)

qdma_device_get_stc2h_pkts() - get st c2h packets processed

Parameters

in	dev_hndl	dev_hndl retunred from qdma_device_open()
out	stc2h_pkts	number of st c2h packets processed

Returns

0: success <0: error

4.3.4.15 int qdma_device_set_config (unsigned long dev_hndl, struct qdma_dev_conf * conf)

qdma_device_set_config() - set the current device configuration

Parameters

in	dev_hndl	dev_hndl returned from qdma_device_open()
in	conf	device configuration to set

Returns

0: success <0: error

4.3.4.16 int qdma_device_set_cfg_state (unsigned long dev_hndl, enum qdma_dev_qmax_state new_cfg_state)

qdma_device_set_cfg_state - set the device configuration state

Parameters

i	n	dev_hndl	device handle
i	n	new_cfg_state	dma device conf state to set

Returns

0 on success ,<0 on failure

4.3.4.17 int qdma_device_sriov_config (struct pci_dev * pdev, unsigned long dev_hndl, int num_vfs)

qdma_device_sriov_config() - configure sriov

Parameters

in	pdev	ptr to struct pci_dev
in	dev_hndl	dev_hndl returned from qdma_device_open()
in	num vfs	# of VFs to be instantiated

Returns

0: success <0: error

4.3.4.18 unsigned int qdma_device_read_config_register (unsigned long dev_hndl, unsigned int reg_addr)

qdma_device_read_config_register() - read dma config. register

Parameters

	in	dev_hndl	dev_hndl returned from qdma_device_open()	
Γ.	in	reg_addr	register address	

Returns

value of the config register

4.3.4.19 void qdma_device_write_config_register (unsigned long dev_hndl, unsigned int reg_addr, u32 value)

qdma_device_write_config_register() - write dma config. register

Parameters

in	dev_hndl	dev_hndl returned from qdma_device_open()
in	reg_addr	register address
in	value	register value to be writen

4.3.4.20 int qdma_device_version_info (unsigned long dev_hndl, struct qdma_version_info * version_info)

qdma_device_version_info() - retrieve the RTL version , Vivado Release ID and Everest IP info

Parameters

in	dev_hndl	handle returned from qdma_device_open()
out	version_info	pointer to hold all the version details

Returns

0: success <0: error

 $\textbf{4.3.4.21} \quad \text{int qdma_software_version_info (char} * \textit{software_version)}$

qdma_software_version_info() - retrieve the software version

Parameters

out	software_version	A pointer to a null-terminated string
-----	------------------	---------------------------------------

Returns

0: success <0: error

4.3.4.22 int qdma_global_csr_get (unsigned long dev_hndl , struct global_csr_conf * csr)

qdma_glbal_csr_get() - retrieve the global csr settings

Parameters

in	dev_hndl	handle returned from qdma_device_open()
out	csr	data structures to hold the csr values

Returns

0: success <0: error

4.3.4.23 int qdma_global_csr_set (unsigned long dev_hndl, struct global_csr_conf * csr)

qdma_glbal_csr_set() - set the global csr values NOTE: for set, libqdma will enforce the access control

Parameters

in	dev_hndl	handle returned from qdma_device_open()
in	csr	data structures to hold the csr values

Returns

0: success <0: error

4.3.4.24 int qdma_queue_add (unsigned long dev_hndl, struct qdma_queue_conf * qconf, unsigned long * qhndl, char * buf, int buflen)

qdma_queue_add() - add a queue

Parameters

in	dev_hndl	dev_hndl returned from qdma_device_open()
in	qconf	queue configuration parameters
in	qhndl	list of unsigned long values that are the opaque qhndl
in	buflen	length of the input buffer
out	buf	message buffer

Returns

0: success <0: error

4.3.4.25 int qdma_queue_reconfig (unsigned long dev_hndl, unsigned long id, struct qdma_queue_conf * qconf, char * buf, int buflen)

qdma_queue_reconfig() - reconfigure the queue

Parameters

in	dev_hndl	qdma device handle
in	id	queue index
in	qconf	queue configuration
in	buflen	length of the input buffer
out	buf	message buffer

Returns

0: success <0: failure

4.3.4.26 int qdma_queue_start (unsigned long dev_hndl , unsigned long id, char *buf, int buflen)

qdma_queue_start() - start a queue (i.e, online, ready for dma)

Parameters

in	dev_hndl	dev_hndl returned from qdma_device_open()
in	id	the opaque qhndl
in	buflen	length of the input buffer
out	buf	message buffer

Returns

0: success <0: error

4.3.4.27 int qdma_queue_stop (unsigned long dev_hndl , unsigned long id, char *buf, int buflen)

qdma_queue_stop() - stop a queue (i.e., offline, NOT ready for dma)

in	dev_hndl	dev_hndl returned from qdma_device_open()
in	id	the opaque qhndl
in	buflen	length of the input buffer
out	buf	message buffer

Returns

0: success <0: error

4.3.4.28 int qdma_queue_prog_stm (unsigned long dev_hndl, unsigned long id, char * buf, int buflen)

• qdma_queue_prog_stm() - Program STM for queue (context, map, etc)

Parameters

in	dev_hndl	dev_hndl returned from qdma_device_open()
in	id	queue index
in	buflen	length of the input buffer
out	buf	message buffer

Returns

0: success<0: error

4.3.4.29 int qdma_queue_remove (unsigned long dev_hndl, unsigned long id, char * buf, int buflen)

qdma_queue_remove() - remove a queue

Parameters

in	dev_hndl	dev_hndl returned from qdma_device_open()
in	id	the opaque qhndl
in	buflen	length of the input buffer
out	buf	message buffer

Returns

0: success <0: error

4.3.4.30 struct qdma_queue_conf* qdma_queue_get_config (unsigned long dev_hndl, unsigned long id, char * buf, int buflen)

queue helper/debug functions qdma_queue_get_config() - retrieve the configuration of a queue

in	dev_hndl	dev_hndl returned from qdma_device_open()
in	id	an opaque queue handle of type unsigned long
in	buflen	length of the input buffer
out	buf	message buffer

Returns

success: if optional message buffer used then strlen of buf, otherwise QDMA_OPERATION_SUCCESSFUL <0: error

4.3.4.31 int qdma_queue_list (unsigned long dev_hndl, char * buf, int buflen)

qdma_queue_list() - display all configured queues in a string buffer

Parameters

in	dev_hndl	dev_hndl returned from qdma_device_open()
in	buflen	length of the input buffer
out	buf	message buffer

Returns

success: if optional message buffer used then strlen of buf, otherwise QDMA_OPERATION_SUCCESSFUL <0: error

4.3.4.32 int gdma gueue dump (unsigned long dev hndl, unsigned long id, char * buf, int buflen)

qdma_queue_dump() - display a queue's state in a string buffer

Parameters

in	dev_hndl	dev_hndl returned from qdma_device_open()
in	id	an opaque queue handle of type unsigned long
in	buflen	length of the input buffer
out	buf	message buffer

Returns

success: if optional message buffer used then strlen of buf, otherwise QDMA_OPERATION_SUCCESSFUL <0: error

4.3.4.33 int qdma_queue_dump_desc (unsigned long dev_hndl , unsigned long id, unsigned int start, unsigned int end, char *buf, int buflen)

qdma queue dump desc() - display a queue's descriptor ring from index start \sim end in a string buffer

in	dev_hndl	dev_hndl returned from qdma_device_open()
in	id	an opaque queue handle of type unsigned long
in	start	start index
in	end	end index
in	buflen	length of the input buffer
out	buf	message buffer

Returns

success: if optional message buffer used then strlen of buf, otherwise QDMA_OPERATION_SUCCESSFUL <0: error

4.3.4.34 int qdma_queue_dump_cmpt (unsigned long dev_hndl, unsigned long id, unsigned int start, unsigned int end, char * buf, int buflen)

 $qdma_queue_dump_cmpt()$ - display a queue's descriptor ring from index start \sim end in a string buffer

Parameters

in	dev_hndl	dev_hndl returned from qdma_device_open()
in	id	an opaque queue handle of type unsigned long
in	start	start index
in	end	end index
in	buflen	length of the input buffer
out	buf	message buffer

Returns

success: if optional message buffer used then strlen of buf, otherwise QDMA_OPERATION_SUCCESSFUL <0: error

4.3.4.35 ssize_t qdma_request_submit (unsigned long dev_hndl, unsigned long id, struct qdma_request * req)

qdma_request_submit() - submit a scatter-gather list of data for dma operation (for both read and write)

Parameters

in	dev_hndl	hndl returned from qdma_device_open()
in	id	queue index
in	req	qdma request

Returns

of bytes transferred <0: error

4.3.4.36 ssize_t qdma_batch_request_submit (unsigned long *dev_hndl*, unsigned long *id*, unsigned long *count*, struct qdma_request ** reqv)

qdma_batch_request_submit() - submit a scatter-gather list of data for dma operation (for both read and write)

in	dev_hndl	hndl returned from qdma_device_open()
in	id	queue index
Gehêrat	ed%914961‡ygen	number of requests
in	reqv	qdma request

Returns

of bytes transferred <0: error

4.3.4.37 int qdma_queue_c2h_peek (unsigned long *dev_hndl*, unsigned long *qhndl*, unsigned int * *udd_cnt*, unsigned int * *pkt_cnt*, unsigned int * *data_len*)

qdma_queue_c2h_peek() - peek a receive (c2h) queue

Parameters

dev_hndl	hndl returned from qdma_device_open()
qhndl	hndl returned from qdma_queue_add()

filled in by libqdma:

Parameters

in	udd_cnt	# of udd received
in	pkt_cnt	# of packets received
in	data_len	# of bytes of packet data received

Returns

0: success and # of packets received in the Q <0: error

4.3.4.38 int qdma_queue_avail_desc (unsigned long dev_hndl, unsigned long qhndl)

qdma_queue_avail_desc() - query of # of free descriptor

Parameters

in	dev_hndl	hndl returned from qdma_device_open()
in	qhndl	hndl returned from qdma_queue_add()

Returns

of available desc in the queue <0: error

4.3.4.39 int qdma_queue_cmpl_ctrl (unsigned long *dev_hndl*, unsigned long *qhndl*, struct **qdma_cmpl_ctrl** * *cctrl*, bool set)

qdma_queue_cmpl_ctrl() - read/set the c2h Q's completion control

Parameters

in	dev_hndl	hndl returned from qdma_device_open()
in	qhndl	hndl returned from qdma_queue_add()
in	cctrl	completion control
in	set	read or set

Returns

0: success <0: error

4.3.4.40 int qdma_queue_packet_read (unsigned long *dev_hndl*, unsigned long *qhndl*, struct qdma_request * *req*, struct qdma_cmpl_ctrl * *cctrl*)

qdma_queue_packet_read() - read rcv'ed data (ST C2H dma operation)

Parameters

in	dev_hndl	hndl returned from qdma_device_open()	
in	qhndl	hndl returned from qdma_queue_add()	
in	req	pointer to the request data	
out	cctrl	completion control, if no change is desired, set it to NULL	

Returns

number of packets read <0: error

4.3.4.41 int qdma_queue_packet_write (unsigned long dev_hndl, unsigned long qhndl, struct qdma_request * req)

qdma_queue_packet_write() - submit data for h2c dma operation

Parameters

in	dev_hndl	hndl returned from qdma_device_open()
in	qhndl	hndl returned from qdma_queue_add()
in	req	pointer to the list of packet data

Returns

number of desc posted <0: error

4.3.4.42 void qdma_queue_service (unsigned long dev_hndl, unsigned long qhndl, int budget, bool c2h_upd_cmpl)

qdma_queue_service() - service the queue in the case of irq handler is registered by the user, the user should call qdma_queue_service() in its interrupt handler to service the queue

Parameters

in	dev_hndl	dev_hndl returned from qdma_device_open()
in	qhndl	hndl returned from qdma_queue_add()
in	budget	ST C2H only, max # of completions to be processed. 0 - no limit
in	c2h_upd_cmpl	To keep intrrupt disabled, set to false, Set to true to re-enable the interrupt: ST C2H
		only, max # of completions to be processed. 0 - no limit

4.3.4.43 int qdma_intr_ring_dump (unsigned long dev_hndl, unsigned int vector_idx, int start_idx, int end_idx, char * buf, int buflen)

qdma_intr_ring_dump() - display the interrupt ring info of a vector

Parameters

in	dev_hndl	dev_hndl returned from qdma_device_open()
in	vector_idx	vector number
in	start_idx	interrupt ring start idx
in	end_idx	interrupt ring end idx
in	buflen	length of the input buffer
out	buf	message bufferuffer

Returns

0: success <0: error

4.3.4.44 int qdma_descq_get_cmpt_udd (unsigned long dev_hndl, unsigned long qhndl, char * buf, int buflen)

qdma_descq_get_cmpt_udd() - function to receive the user defined data

Parameters

in	dev_hndl	dev_hndl returned from qdma_device_open()
in	qhndl	queue handle
in	buflen	length of the input buffer
out	buf	message bufferuffer

Returns

0: success <0: error

4.4 nl.h File Reference

#include <net/genetlink.h>

Macros

• #define pr_fmt(fmt) KBUILD_MODNAME ":%s: " fmt, __func__

Functions

• int xnl_respond_buffer (struct genl_info *info, char *buf, int buflen)

4.4.1 Detailed Description

This file contains the declarations for qdma netlink helper funnctions kernel module.

4.4.2 Function Documentation

4.4.2.1 int xnl_respond_buffer (struct genl_info * info, char * buf, int buflen)

xnl_respond_buffer() - send a netlink string message

Parameters

in	nl_info	pointer to netlink genl_info
in	buf	string buffer
in	buflen	length of the string buffer

Returns

0: success <0: failure

4.5 pci_ids.h File Reference

Functions

• MODULE_DEVICE_TABLE (pci, pci_ids)

4.5.1 Detailed Description

This file contains the list of pcie devices supported for qdma driver.

4.5.2 Function Documentation

```
4.5.2.1 MODULE_DEVICE_TABLE ( pci , pci_ids )
```

module device table

4.6 qdma_compat.h File Reference

```
#include <linux/version.h>
#include <asm/barrier.h>
#include <linux/swait.h>
```

Macros

- #define qdma_wait_queue struct swait_queue_head
- #define qdma waitq init init swait queue head
- #define qdma_waitq_wakeup swake_up
- #define qdma waitq wait event swait event interruptible
- #define qdma_waitq_wait_event_timeout swait_event_interruptible_timeout
- #define qdma_timer_setup(timer, fp_handler, data) timer_setup(timer, fp_handler, 0)
- #define qdma_timer_start(timer, expires) mod_timer(timer, round_jiffies(jiffies + (expires)))

4.6.1 Detailed Description

This file is used to allow the driver to be compiled under multiple versions of Linux with as few obtrusive in-line ifdef's as possible.

4.6.2 Macro Definition Documentation

4.6.2.1 #define qdma_wait_queue struct swait_queue_head

if linux kernel version is < 3.19.0 then define the dma rmb and dma wmb

4.7 qdma_context.h File Reference

```
#include "xdev.h"
#include "qdma_mbox.h"
```

Functions

- int qdma_intr_context_setup (struct xlnx_dma_dev *xdev)
- int qdma_prog_intr_context (struct xlnx_dma_dev *xdev, struct mbox_msg_intr_ctxt *ictxt)
- int gdma descg context setup (struct gdma descg *descg)
- int qdma_descq_stm_setup (struct qdma_descq *descq)
- int qdma_descq_stm_clear (struct qdma_descq *descq)
- int qdma_descq_context_clear (struct xlnx_dma_dev *xdev, unsigned int qid_hw, bool st, bool c2h, bool clr)
- int qdma_descq_context_read (struct xlnx_dma_dev *xdev, unsigned int qid_hw, bool st, bool c2h, struct hw descq_context *ctxt)
- int gdma intr context read (struct xlnx dma dev *xdev, int ring index, unsigned int ctxt sz, u32 *context)
- int qdma_descq_context_program (struct xlnx_dma_dev *xdev, unsigned int qid_hw, bool st, bool c2h, struct hw_descq_context *ctxt)
- int qdma_descq_stm_read (struct xlnx_dma_dev *xdev, unsigned int qid_hw, u8 pipe_flow_id, bool c2h, bool map, bool ctxt, struct stm_descq_context *context)
- int qdma_descq_stm_program (struct xlnx_dma_dev *xdev, unsigned int qid_hw, uint8_t pipe_flow_id, bool c2h, bool clear, struct stm_descq_context *context)

4.7.1 Detailed Description

This file contains the declarations for qdma context handlers.

4.7.2 Function Documentation

4.7.2.1 int qdma_intr_context_setup (struct xlnx_dma_dev * xdev)

qdma_intr_context_setup() - handler to set the qdma interrupt context

Parameters

in	xdev	pointer to xdev

Returns

0: success <0: failure

4.7.2.2 int qdma_prog_intr_context (struct xlnx_dma_dev * xdev, struct mbox_msg_intr_ctxt * ictxt)

qdma_prog_intr_context() - handler to program the qdma interrupt context for VF from PF

in	xdev	pointer to xdev
in	ictxt	interrupt context

Returns

0: success <0: failure

4.7.2.3 int qdma_descq_context_setup (struct qdma_descq * descq)

qdma_descq_context_setup() - handler to set the qdma sw descriptor context

Parameters

in	descq	pointer to qdma_deso	pq
----	-------	----------------------	----

Returns

0: success <0: failure

4.7.2.4 int qdma_descq_stm_setup (struct qdma_descq * descq)

qdma_descq_stm_setup() - handler to set the qdma stm

Parameters

in	descq	pointer to qdma_descq
----	-------	-----------------------

Returns

0: success <0: failure

4.7.2.5 int qdma_descq_stm_clear (struct qdma_descq * descq)

qdma_descq_stm_clear() - handler to clear the qdma stm

Parameters

in	descq	pointer to qdma_descq

Returns

0: success <0: failure

4.7.2.6 int qdma_descq_context_clear (struct xlnx_dma_dev * xdev, unsigned int qid_hw, bool st, bool c2h, bool clr)

qdma_descq_context_clear() - handler to clear the qdma sw descriptor context

Parameters

in	xdev	pointer to xdev
in	qid_hw	hw qidx
in	st	indicated whether the mm mode or st mode
in	c2h	indicates whether the h2c or c2h direction
in	clr	flag to indicate whether to clear the context or not

Returns

0: success <0: failure

4.7.2.7 int qdma_descq_context_read (struct xlnx_dma_dev * xdev, unsigned int qid_hw, bool st, bool c2h, struct hw_descq_context * ctxt)

qdma_descq_context_read() - handler to read the queue context

Parameters

in	xdev	pointer to xdev
in	qid_hw	hw qidx
in	st	indicated whether the mm mode or st mode
in	c2h	indicates whether the h2c or c2h direction
out	ctxt	pointer to context data

Returns

0: success <0: failure

4.7.2.8 int qdma_intr_context_read (struct xInx_dma_dev * xdev, int ring_index, unsigned int ctxt_sz, u32 * context)

qdma_intr_context_read() - handler to read the interrupt context

Parameters

in	xdev	pointer to xdev
in	ring_index	interrupt ring index
in	ctxt_sz	context size
out	context	pointer to interrupt context*

Returns

0: success <0: failure 4.7.2.9 int qdma_descq_context_program (struct xlnx_dma_dev * xdev, unsigned int qid_hw, bool st, bool c2h, struct hw_descq_context * ctxt)

qdma_descq_context_read() - handler to program the context for vf

Parameters

in	xdev	pointer to xdev
in	qid_hw	hw qidx
in	st	indicated whether the mm mode or st mode
in	c2h	indicates whether the h2c or c2h direction
out	ctxt	pointer to context data

Returns

0: success <0: failure

4.7.2.10 int qdma_descq_stm_read (struct xlnx_dma_dev * xdev, unsigned int qid_hw, u8 pipe_flow_id, bool c2h, bool map, bool ctxt, struct stm_descq_context * context)

qdma_descq_stm_read() - handler to read stm context, can, maps

Parameters

in	xdev	pointer to xdev
in	qid_hw	hw qidx
in	pipe_flow↔ _id	pipe_flow_id for queue
in	c2h	indicates whether the h2c or c2h direction
in	тар	indicates whether to read map or ctxt/can
in	ctxt	indicates whether to read ctxt or can
out	context	pointer to context data

Returns

0: success <0: failure

4.7.2.11 int qdma_descq_stm_program (struct xlnx_dma_dev * xdev, unsigned int qid_hw, uint8_t pipe_flow_id, bool c2h, bool clear, struct stm_descq_context * context)

 ${\tt qdma_descq_stm_program()} \ {\tt -handler} \ to \ program \ the \ stm$

in	xdev	pointer to xdev
in	qid_hw	hw qidx

Parameters

in	pipe_flow <i>←</i>	flow id for pipe
	_id	
in	c2h	indicates whether the h2c or c2h direction
in	clear	flag to prog/clear stm context/maps
out	stm	pointer to stm data

Returns

0: success <0: failure

4.8 qdma_descq.h File Reference

```
#include <linux/spinlock_types.h>
#include <linux/types.h>
#include "qdma_compat.h"
#include "libqdma_export.h"
#include "qdma_regs.h"
```

Data Structures

- struct qdma_descq
- struct qdma_sgt_req_cb

Macros

- #define QDMA_FLQ_SIZE 80
- #define lock_descq(descq) spin_lock_bh(&(descq)->lock)
- #define unlock_descq(descq) spin_unlock_bh(&(descq)->lock)
- #define qdma_req_cb_get(req) (struct qdma_sgt_req_cb *)((req)->opaque)

Enumerations

```
    enum q_state_t {
        Q_STATE_DISABLED = 0,
        Q_STATE_ENABLED,
        Q_STATE_ONLINE }
    enum qdma_req_state {
        QDMA_REQ_NOT_SUBMITTED,
        QDMA_REQ_SUBMIT_PARTIAL,
        QDMA_REQ_SUBMITTED,
```

QDMA_REQ_COMPLETE }

Functions

- void qdma_descq_init (struct qdma_descq *descq, struct xlnx_dma_dev *xdev, int idx_hw, int idx_sw)
- void gdma descq config (struct gdma descq *descq, struct gdma gueue conf *gconf, int reconfig)
- int qdma_descq_config_complete (struct qdma_descq *descq)
- void qdma_descq_cleanup (struct qdma_descq *descq)
- int qdma_descq_alloc_resource (struct qdma_descq *descq)
- void qdma_descq_free_resource (struct qdma_descq *descq)
- int qdma_descq_prog_hw (struct qdma_descq *descq)
- int qdma_descq_prog_stm (struct qdma_descq *descq, bool clear)
- int qdma_descq_context_cleanup (struct qdma_descq *descq)
- void qdma_descq_service_cmpl_update (struct qdma_descq *descq, int budget, bool c2h_upd_cmpl)
- int qdma_descq_dump (struct qdma_descq *descq, char *buf, int buflen, int detail)
- int qdma_descq_dump_desc (struct qdma_descq *descq, int start, int end, char *buf, int buflen)
- int gdma descq dump state (struct gdma descq *descq, char *buf, int buflen)
- void intr_cidx_update (struct qdma_descq *descq, unsigned int sw_cidx, int ring_index)
- void incr_cmpl_desc_cnt (struct qdma_descq *descq, unsigned int cnt)
- ssize_t qdma_descq_proc_sgt_request (struct qdma_descq *descq)
- void qdma_sgt_req_done (struct qdma_descq *descq, struct qdma_sgt_req_cb *cb, int error)
- int sgl map (struct pci dev *pdev, struct qdma sw sg *sg, unsigned int sgcnt, enum dma data direction dir)
- void sgl_unmap (struct pci_dev *pdev, struct qdma_sw_sg *sg, unsigned int sgcnt, enum dma_data_direction dir)
- void descq_flq_free_resource (struct qdma_descq *descq)

4.8.1 Detailed Description

This file contains the declarations for qdma descq processing.

4.8.2 Macro Definition Documentation

4.8.2.1 #define lock_descq(descq) spin_lock_bh(&(descq)->lock)

macro to lock descq

4.8.2.2 #define unlock_descq(descq) spin_unlock_bh(&(descq)->lock)

macro to un lock descq

4.8.2.3 #define qdma_req_cb_get(req) (struct qdma_sgt_req_cb *)((req)->opaque)

macro to get the request call back data

4.8.3 Enumeration Type Documentation

4.8.3.1 enum q_state_t

Enumerator

Q_STATE_ENABLED Queue is not taken

Q_STATE_ONLINE Assigned/taken. Partial config is done

4.8.4 Function Documentation

4.8.4.1 void qdma_descq_init (struct qdma_descq * descq, struct xlnx_dma_dev * xdev, int idx_hw, int idx_sw)

qdma_descq_init() - initialize the sw descq entry

Parameters

in	descq	pointer to qdma_descq
in	xdev	pointer to xdev
in	idx_hw	hw queue index
in	idx_sw	sw queue index

Returns

none

4.8.4.2 void qdma_descq_config (struct qdma_descq * descq, struct qdma_queue_conf * qconf, int reconfig)

qdma_descq_config() - configure the sw descq entry

Parameters

in	descq	pointer to qdma_descq
in	qconf	queue configuration
in	reconfig	flag to indicate whether to refig the sw descq

Returns

none

4.8.4.3 int qdma_descq_config_complete (struct qdma_descq * descq)

qdma_descq_config_complete() - initialize the descq with default values

Parameters

in	descq	pointer to qdma_descq
----	-------	-----------------------

Returns

0: success <0: failure

4.8.4.4 void qdma_descq_cleanup (struct qdma_descq * descq)

qdma_descq_cleanup() - clean up the resources assigned to a request

in descq pointer to qdma_descq

```
Returns
```

none

4.8.4.5 int qdma_descq_alloc_resource (struct qdma_descq * descq)

qdma_descq_alloc_resource() - allocate the resources for a request

Parameters

in	descq	pointer to qdma_descq
----	-------	-----------------------

Returns

0: success <0: failure

4.8.4.6 void qdma_descq_free_resource (struct qdma_descq * descq)

qdma_descq_free_resource() - free up the resources assigned to a request

Parameters

in	descq	pointer to qdma_descq
----	-------	-----------------------

Returns

none

4.8.4.7 int qdma_descq_prog_hw (struct qdma_descq * descq)

qdma_descq_prog_hw() - program the hw descriptors

Parameters

ir		descq	pointer to qdma_descq
----	--	-------	-----------------------

Returns

0: success <0: failure

4.8.4.8 int qdma_descq_prog_stm (struct qdma_descq * descq, bool clear)

qdma_descq_prog_stm() - program the STM

Parameters

in	descq	pointer to qdma_descq
in	clear	flag to program/clear stm context

Returns

0: success <0: failure

4.8.4.9 int qdma_descq_context_cleanup (struct qdma_descq * descq)

qdma_descq_context_cleanup() - clean up the queue context

Parameters

j	ln	descq	pointer to qdma_descq

Returns

0: success <0: failure

4.8.4.10 void qdma_descq_service_cmpl_update (struct qdma_descq * descq, int budget, bool c2h_upd_cmpl)

qdma_descq_service_cmpl_update() - process completion data for the request

Parameters

in	descq	pointer to qdma_descq
in	budget	number of descriptors to process
in	c2h_upd_cmpl	C2H only: if update completion needed

Returns

none

4.8.4.11 int qdma_descq_dump (struct qdma_descq * descq, char * buf, int buflen, int detail)

qdma_descq_dump() - dump the queue sw desciptor data

in	descq	pointer to qdma_descq
in	detail	indicate whether full details or abstact details
in	buflen	length of the input buffer
out	<i>buf</i>	message buffer

Returns

0: success <0: failure

4.8.4.12 int qdma_descq_dump_desc (struct qdma_descq * descq, int start, int end, char * buf, int buflen)

qdma_descq_dump_desc() - dump the queue hw descriptors

Parameters

in	descq	pointer to qdma_descq
in	start	start descriptor index
in	end	end descriptor index
in	buflen	length of the input buffer
out	buf	message buffer

Returns

0: success <0: failure

4.8.4.13 int qdma_descq_dump_state (struct qdma_descq * descq, char * buf, int buflen)

qdma_descq_dump_state() - dump the queue desciptor state

Parameters

in	descq	pointer to qdma_descq
in	buflen	length of the input buffer
out	buf	message buffer

Returns

0: success <0: failure

4.8.4.14 void intr_cidx_update (struct qdma_descq * descq, unsigned int sw_cidx, int ring_index)

intr_cidx_update() - update the interrupt cidx

in	descq	pointer to qdma_descq
in	sw_cidx	sw cidx
in	ring_index	ring index

4.8.4.15 void incr_cmpl_desc_cnt (struct qdma_descq * descq, unsigned int cnt)

incr_cmpl_desc_cnt() - update the interrupt cidx

Parameters

in	descq	pointer to qdma_	_descq
----	-------	------------------	--------

4.8.4.16 ssize_t qdma_descq_proc_sgt_request (struct qdma_descq * descq)

qdma_descq_proc_sgt_request() - handler to process the qdma read/write request

Parameters

in	descq	pointer to qdma_descq
in	cb	scatter gather list call back data

Returns

size of the request

4.8.4.17 void qdma_sgt_req_done (struct qdma_descq * descq, struct qdma_sgt_req_cb * cb, int error)

qdma_sgt_req_done() - handler to track the progress of the request

Parameters

in	descq	pointer to qdma_descq
in	cb	scatter gather list call back data
out	error	indicates the error status

Returns

none

4.8.4.18 int sgl_map (struct pci_dev * pdev, struct qdma_sw_sg * sg, unsigned int sgcnt, enum dma_data_direction dir)

sgl_map() - handler to map the scatter gather list to kernel pages

in	pdev	pointer to struct pci_dev
in	sg	scatter gather list
in	sgcnt	number of entries in scatter gather list
in	dir	direction of the request

Returns

none

4.8.4.19 void sgl_unmap (struct pci_dev * pdev, struct qdma_sw_sg * sg, unsigned int sgcnt, enum dma_data_direction dir)

sgl_unmap() - handler to unmap the scatter gather list and free the kernel pages

Parameters

in	pdev	pointer to struct pci_dev
in	sg	scatter gather list
in	sgcnt	number of entries in scatter gather list
in	dir	direction of the request

Returns

none

4.8.4.20 void descq_flq_free_resource (struct qdma_descq * descq)

descq_flq_free_resource() - handler to free the pages for the request

Parameters

in descq pointer to qdma_descq

Returns

none

4.9 qdma_device.h File Reference

```
#include <linux/spinlock_types.h>
#include "libqdma_export.h"
```

Data Structures

- struct qdma_dev
- · struct qdma_csr_info

Macros

#define xdev_2_qdev(xdev) (struct qdma_dev *)((xdev)->dev_priv)

Enumerations

enum csr_type {
 QDMA_CSR_TYPE_NONE,
 QDMA_CSR_TYPE_RNGSZ,
 QDMA_CSR_TYPE_BUFSZ,
 QDMA_CSR_TYPE_TIMER_CNT,
 QDMA_CSR_TYPE_CNT_TH,
 QDMA_CSR_TYPE_MAX }

Functions

- int gdma device init (struct xlnx dma dev *xdev)
- void qdma_device_cleanup (struct xlnx_dma_dev *xdev)
- long qdma_device_get_id_from_descq (struct xlnx_dma_dev *xdev, struct qdma_descq *descq)
- struct qdma_descq * qdma_device_get_descq_by_id (struct xlnx_dma_dev *xdev, unsigned long idx, char *buf, int buflen, int init)
- struct qdma_descq * qdma_device_get_descq_by_hw_qid (struct xlnx_dma_dev *xdev, unsigned long qidx hw, u8 c2h)
- int qdma_device_prep_q_resource (struct xlnx_dma_dev *xdev)
- void qdma_csr_read_cmpl_status_acc (struct xlnx_dma_dev *xdev, unsigned int *cs_acc)
- void qdma csr read rngsz (struct xlnx dma dev *xdev, unsigned int *rngsz)
- void qdma_csr_read_bufsz (struct xlnx_dma_dev *xdev, unsigned int *bufsz)
- void qdma_csr_read_timer_cnt (struct xlnx_dma_dev *xdev, unsigned int *cnt)
- void gdma_csr_read_cnt_thresh (struct xlnx_dma_dev *xdev, unsigned int *th)
- int qdma_csr_read (struct xlnx_dma_dev *xdev, struct qdma_csr_info *csr_info, unsigned int timeout_ms)

4.9.1 Detailed Description

This file contains the declarations for QDMA device.

4.9.2 Macro Definition Documentation

4.9.2.1 #define xdev_2_qdev(xdev) (struct qdma_dev *)((xdev)->dev_priv)

macro to convert the given xdev to qdev

4.9.3 Enumeration Type Documentation

4.9.3.1 enum csr_type

Enumerator

```
QDMA_CSR_TYPE_BUFSZ all global csr ring size settings
QDMA_CSR_TYPE_TIMER_CNT all global csr buffer size settings
QDMA_CSR_TYPE_CNT_TH all global csr timer count settings
QDMA_CSR_TYPE_MAX all global csr counter thresh settings
```

4.9.4 Function Documentation

4.9.4.1 int qdma_device_init (struct xInx_dma_dev * xdev)

qdma_device_init() - initializes the qdma device

Parameters

in <i>xdev</i> pointer to xde	ev
-------------------------------	----

Returns

0: success -1: failure

4.9.4.2 void qdma_device_cleanup (struct xInx_dma_dev * xdev)

qdma_device_cleanup() - clean up the qdma device

Parameters

in <i>xdev</i> pointer to	xdev
---------------------------	------

Returns

none

4.9.4.3 long qdma_device_get_id_from_descq (struct xlnx_dma_dev * xdev, struct qdma_descq * descq)

qdma_device_get_descq_by_id() - get the qhndl for descq

Parameters

in	xdev	pointer to xdev
in	descq	pointer to the descq

Returns

qhndl for descq on success <0 on failure

4.9.4.4 struct qdma_descq* qdma_device_get_descq_by_id (struct xlnx_dma_dev * xdev, unsigned long idx, char * buf, int buflen, int init)

qdma_device_get_descq_by_id() - get the descq using the qid

Parameters

in	xdev	pointer to xdev
in	idx	sw qidx
in	init	indicates whether to initialize the device or not
in	buflen	length of the input buffer
out	buf	message buffer

Returns

pointer to descq on success NULL on failure

4.9.4.5 struct qdma_descq* qdma_device_get_descq_by_hw_qid (struct xlnx_dma_dev * xdev, unsigned long $qidx_hw$, u8 c2h)

qdma_device_get_descq_by_hw_qid() - get the descq using the hw qid

Parameters

in	xdev	pointer to xdev	
in	qidx_hw	hw qidx	
in	c2h	indicates whether hw qidx belongs to c2h or h2c	

Returns

pointer to descq on success NULL on failure

4.9.4.6 int qdma_device_prep_q_resource (struct xlnx_dma_dev * xdev)

qdma_device_prep_q_resource() - Prepare queue resources

Parameters

in	xdev	pointer to xdev
		•

Returns

0: success <0: failure

4.9.4.7 void qdma_csr_read_cmpl_status_acc (struct xlnx_dma_dev * xdev, unsigned int * cs_acc)

qdma_csr_read_cmpl_status_acc() - Read the completion status accumulation value

Parameters

in	xdev	pointer to xdev
out	cs acc	cs acc value

Returns

none

4.9.4.8 void qdma_csr_read_rngsz (struct xInx_dma_dev * xdev, unsigned int * rngsz)

qdma_csr_read_rngsz() - Read the queue ring size

Parameters

in	xdev	pointer to xdev
out	rngsz	queue ring size

Returns

none

4.9.4.9 void qdma_csr_read_bufsz (struct xInx_dma_dev * xdev, unsigned int * bufsz)

qdma_csr_read_bufsz() - Read the buffer size

Parameters

in	xdev	pointer to xdev
out	bufsz	buffer size

Returns

none

4.9.4.10 void qdma_csr_read_timer_cnt (struct xlnx_dma_dev * xdev, unsigned int * cnt)

qdma_csr_read_timer_cnt() - Read the timer count

Parameters

in	xdev	pointer to xdev
out	cnt	timer count

Returns

none

 $\textbf{4.9.4.11} \quad \text{void qdma_csr_read_cnt_thresh (struct xlnx_dma_dev} * \textit{xdev}, \text{ unsigned int} * \textit{th} \text{)}$

qdma_csr_read_timer_cnt() - Read the timer threshold

Parameters

in	xdev	pointer to xdev
out	th	timer threshold

Returns

none

4.9.4.12 int qdma_csr_read (struct xlnx_dma_dev * xdev, struct qdma_csr_info * csr_info, unsigned int timeout_ms)

qdma_csr_read() - Read specific global csr registers

Parameters

in	xdev	pointer to xdev
in	csr	csr type & index
out	csr	csr value

Returns

0: success <0: failure

4.10 qdma_intr.h File Reference

```
#include <linux/types.h>
#include <linux/workqueue.h>
#include "qdma_descq.h"
```

Data Structures

· struct qdma_intr_ring

Functions

- void intr_teardown (struct xlnx_dma_dev *xdev)
- int intr_setup (struct xlnx_dma_dev *xdev)
- void intr_ring_teardown (struct xlnx_dma_dev *xdev)
- int intr_context_setup (struct xlnx_dma_dev *xdev)
- int intr_ring_setup (struct xlnx_dma_dev *xdev)
- void intr_legacy_init (void)
- int intr_legacy_setup (struct qdma_descq *descq)
- void intr_legacy_clear (struct qdma_descq *descq)
- void intr_work (struct work_struct *work)
- void qdma_err_intr_setup (struct xlnx_dma_dev *xdev, u8 rearm)
- void qdma_enable_hw_err (struct xlnx_dma_dev *xdev, u8 hw_err_type)
- int get_intr_ring_index (struct xlnx_dma_dev *xdev, u32 vector_index)

4.10.1 Detailed Description

This file contains the declarations for qdma dev interrupt handlers.

4.10.2 Function Documentation

```
4.10.2.1 void intr_teardown ( struct xInx_dma_dev * xdev )
```

intr_teardown() - un register the interrupts for the device

Parameters

in <i>xdev</i>	pointer to xdev
----------------	-----------------

Returns

none

4.10.2.2 int intr_setup (struct xInx_dma_dev * xdev)

intr_setup() - register the interrupts for the device

Parameters

in	xdev	pointer to xdev
----	------	-----------------

Returns

0: success <0: failure

4.10.2.3 void intr_ring_teardown (struct xInx_dma_dev * xdev)

intr_ring_teardown() - delete the interrupt ring

Parameters

in	xdev	pointer to xdev

Returns

none

```
4.10.2.4 int intr_context_setup ( struct xInx_dma_dev * xdev )
intr_context_setup() - set up the interrupt context
Parameters
 in
       xdev
                pointer to xdev
Returns
      0: success
      <0: failure
4.10.2.5 int intr_ring_setup ( struct xInx_dma_dev * xdev )
intr_ring_setup() - create the interrupt ring
Parameters
 in
       xdev
               pointer to xdev
Returns
     0: success
      <0: failure
4.10.2.6 void intr_legacy_init (void)
intr_legacy_init() - legacy interrupt init
4.10.2.7 int intr_legacy_setup ( struct qdma_descq * descq )
intr_legacy_setup() - setup the legacy interrupt handler
Parameters
        descq
                 descq on which the interrupt needs to be setup
 in
Returns
      0: success
      <0: failure
```

Generated by Doxygen

4.10.2.8 void intr_legacy_clear (struct qdma_descq * descq)

intr_legacy_clear() - clear the legacy interrupt handler

Parameters

in	descq	descq on which the interrupt needs to be cleared	1
----	-------	--	---

Returns

0: success <0: failure

4.10.2.9 void intr_work (struct work_struct * work)

intr_work() - attach the top half for the interrupt

Parameters

in	work	pointer to struct work_struct
----	------	-------------------------------

Returns

none

4.10.2.10 void qdma_err_intr_setup (struct xlnx_dma_dev * xdev, u8 rearm)

qdma_err_intr_setup() - set up the error interrupt

Parameters

in	xdev	pointer to xdev
in	rearm	flag to control the error interrupt arming

Returns

none

4.10.2.11 void qdma_enable_hw_err (struct xlnx_dma_dev * xdev, u8 hw_err_type)

qdma_enable_hw_err() - enable the hw errors

Parameters

in	xdev	pointer to xdev
in	hw_err_type	hw error type

Returns

none

```
4.10.2.12 int get_intr_ring_index ( struct xlnx_dma_dev * xdev, u32 vector_index )
```

get_intr_ring_index() - get the interrupt ring index based on vector index

Parameters

in	xdev	pointer to xdev
in	vector_index	vector index

Returns

0: success <0: failure

4.11 qdma_mbox.h File Reference

```
#include "qdma_compat.h"
#include "qdma_device.h"
```

Data Structures

- struct hw_descq_context
- struct stm_descq_context
- struct mbox_msg_hdr
- struct mbox_msg_fmap
- struct mbox_msg_csr
- struct mbox_msg_intr_ctxt
- struct mbox_msg_qctxt
- struct mbox_msg
- · struct qdma mbox

Macros

- #define MBOX BASE 0x2400
- #define MBOX FN STATUS 0x0
- #define S_MBOX_FN_STATUS_IN_MSG 0
- #define M_MBOX_FN_STATUS_IN_MSG 0x1
- #define F_MBOX_FN_STATUS_IN_MSG 0x1
- #define S_MBOX_FN_STATUS_OUT_MSG 1
- #define M_MBOX_FN_STATUS_OUT_MSG 0x1
- #define F_MBOX_FN_STATUS_OUT_MSG (1 << S_MBOX_FN_STATUS_OUT_MSG)
- #define S_MBOX_FN_STATUS_ACK 2 /* PF only, ack status */
- #define M_MBOX_FN_STATUS_ACK 0x1

- #define F_MBOX_FN_STATUS_ACK (1 << S_MBOX_FN_STATUS_ACK)
- #define S MBOX FN STATUS SRC 4 /* PF only, source func.*/
- #define M_MBOX_FN_STATUS_SRC 0xFFF
- #define MBOX_FN_STATUS_MASK
- #define MBOX_FN_CMD 0x4
- #define S_MBOX_FN_CMD_SND 0
- #define M MBOX FN CMD SND 0x1
- #define F_MBOX_FN_CMD_SND (1 << S_MBOX_FN_CMD_SND)
- #define S_MBOX_FN_CMD_RCV 1
- #define M MBOX FN CMD RCV 0x1
- #define F_MBOX_FN_CMD_RCV (1 << S_MBOX_FN_CMD_RCV)
- #define S MBOX FN CMD VF RESET 3 /* TBD PF only: reset VF */
- #define M MBOX FN CMD VF RESET 0x1
- #define MBOX ISR VEC 0x8
- #define S_MBOX_ISR_VEC 0
- #define M MBOX ISR VEC 0x1F
- #define V_MBOX_ISR_VEC(x) ((x) & M_MBOX_ISR_VEC)
- #define MBOX_FN_TARGET 0xC
- #define S_MBOX_FN_TARGET_ID 0
- #define M_MBOX_FN_TARGET_ID 0xFFF
- #define V MBOX FN TARGET ID(x) ((x) & M MBOX FN TARGET ID)
- #define MBOX_ISR_EN 0x10
- #define S_MBOX_ISR_EN 0
- #define M_MBOX_ISR_EN 0x1
- #define F_MBOX_ISR_EN 0x1
- #define MBOX PF ACK BASE 0x20
- #define MBOX_PF_ACK_STEP 4
- #define MBOX_PF_ACK_COUNT 8
- #define MBOX IN MSG BASE 0x800
- #define MBOX_OUT_MSG_BASE 0xc00
- #define MBOX_MSG_STEP 4
- #define MBOX_MSG_REG_MAX 32
- #define MBOX MSG OP PF MASK 0x10
- #define mbox_invalidate_msg(m) { (m)->hdr.op = MBOX_OP_NOOP; }
- #define QDMA MBOX MSG_TIMEOUT_MS 10000 /* 10 sec*/
- #define qdma_mbox_msg_free(m) __qdma_mbox_msg_free(__func__, m)

Enumerations

```
enum mbox_msg_op {
 MBOX OP NOOP,
 MBOX OP BYE,
 MBOX OP HELLO,
 MBOX OP FMAP,
 MBOX_OP_CSR,
 MBOX_OP_INTR_CTXT,
 MBOX_OP_QCTXT_WRT,
 MBOX_OP_QCTXT_RD,
 MBOX OP QCTXT CLR,
 MBOX_OP_QCTXT_INV,
 MBOX_OP_QCONF,
 MBOX_OP_HELLO_RESP = 0x12,
 MBOX_OP_FMAP_RESP,
 MBOX_OP_CSR_RESP,
 MBOX_OP_INTR_CTXT_RESP,
 MBOX OP QCTXT WRT RESP,
 MBOX OP QCTXT RD RESP,
 MBOX_OP_QCTXT_CLR_RESP,
 MBOX_OP_QCTXT_INV_RESP,
 MBOX_OP_QCONF_RESP,
 MBOX_OP_MAX }
```

Functions

- int qdma_mbox_init (struct xlnx_dma_dev *xdev)
- void qdma mbox cleanup (struct xlnx dma dev *xdev)
- void qdma_mbox_stop (struct xlnx_dma_dev *xdev)
- void qdma_mbox_start (struct xlnx_dma_dev *xdev)
- int qdma_mbox_msg_send (struct xlnx_dma_dev *xdev, struct mbox_msg *m, bool wait_resp, u8 resp_op, unsigned int timeout_ms)
- struct mbox_msg * qdma_mbox_msg_alloc (struct xlnx_dma_dev *xdev, enum mbox_msg_op op)
- void __qdma_mbox_msg_free (const char *fname, struct mbox_msg *m)

4.11.1 Detailed Description

This file contains the declarations for qdma mailbox apis.

4.11.2 Macro Definition Documentation

4.11.2.1 #define MBOX_BASE 0x2400

mailbox registers

4.11.2.2 #define MBOX_FN_STATUS 0x0

mailbox function status

```
4.11.2.3 #define S_MBOX_FN_STATUS_IN_MSG 0
shift value for mailbox function status in msg
4.11.2.4 #define M_MBOX_FN_STATUS_IN_MSG 0x1
mask value for mailbox function status in msg
4.11.2.5 #define F_MBOX_FN_STATUS_IN_MSG 0x1
face value for mailbox function status in msg
4.11.2.6 #define S_MBOX_FN_STATUS_OUT_MSG 1
shift value for out msg
4.11.2.7 #define M_MBOX_FN_STATUS_OUT_MSG 0x1
mask value for out msg
4.11.2.8 #define F_MBOX_FN_STATUS_OUT_MSG (1 << S_MBOX_FN_STATUS_OUT_MSG)
face value for out msg
4.11.2.9 #define S_MBOX_FN_STATUS_ACK 2 /* PF only, ack status */
shift value for status ack
4.11.2.10 #define M_MBOX_FN_STATUS_ACK 0x1
mask value for status ack
4.11.2.11 #define F_MBOX_FN_STATUS_ACK (1 << S_MBOX_FN_STATUS_ACK)
face value for status ack
4.11.2.12 #define S_MBOX_FN_STATUS_SRC 4 /* PF only, source func.*/
shift value for status src
```

```
4.11.2.13 #define M_MBOX_FN_STATUS_SRC 0xFFF
mask value for status src
4.11.2.14 #define G_MBOX_FN_STATUS_SRC( x ) (((x) >> S_MBOX_FN_STATUS_SRC) &
          M_MBOX_FN_STATUS_SRC)
face value for status src
4.11.2.15 #define MBOX_FN_STATUS_MASK
Value:
(F_MBOX_FN_STATUS_IN_MSG | \
    F_MBOX_FN_STATUS_OUT_MSG | \
    F_MBOX_FN_STATUS_ACK)
face value for mailbox function status
4.11.2.16 #define MBOX_FN_CMD 0x4
mailbox function commands register
4.11.2.17 #define S_MBOX_FN_CMD_SND 0
shift value for send command
4.11.2.18 #define M_MBOX_FN_CMD_SND 0x1
mask value for send command
4.11.2.19 #define F_MBOX_FN_CMD_SND (1 << S_MBOX_FN_CMD_SND)
face value for send command
4.11.2.20 #define S_MBOX_FN_CMD_RCV 1
shift value for receive command
```

4.11.2.21 #define M_MBOX_FN_CMD_RCV 0x1

mask value for receive command

```
4.11.2.22 #define F_MBOX_FN_CMD_RCV (1 << S_MBOX_FN_CMD_RCV)
face value for receive command
4.11.2.23 #define S_MBOX_FN_CMD_VF_RESET 3 /* TBD PF only: reset VF */
shift value for vf reset
4.11.2.24 #define M_MBOX_FN_CMD_VF_RESET 0x1
mask value for vf reset
4.11.2.25 #define MBOX_ISR_VEC 0x8
mailbox isr vector register
4.11.2.26 #define S_MBOX_ISR_VEC 0
shift value for isr vector
4.11.2.27 #define M_MBOX_ISR_VEC 0x1F
mask value for isr vector
4.11.2.28 #define V_MBOX_ISR_VEC( x)((x) & M_MBOX_ISR_VEC)
face value for isr vector
4.11.2.29 #define MBOX_FN_TARGET 0xC
mailbox FN target register
4.11.2.30 #define S_MBOX_FN_TARGET_ID 0
shift value for FN target id
4.11.2.31 #define M_MBOX_FN_TARGET_ID 0xFFF
mask value for FN target id
```

4.11.2.32 #define V_MBOX_FN_TARGET_ID(x) ((x) & M_MBOX_FN_TARGET_ID) face value for FN target id 4.11.2.33 #define MBOX_ISR_EN 0x10 mailbox isr enable register 4.11.2.34 #define S_MBOX_ISR_EN 0 shift value for isr enable 4.11.2.35 #define M_MBOX_ISR_EN 0x1 mask value for isr enable 4.11.2.36 #define F_MBOX_ISR_EN 0x1 face value for isr enable 4.11.2.37 #define MBOX_PF_ACK_BASE 0x20 pf acknowledge base 4.11.2.38 #define MBOX_PF_ACK_STEP 4 pf acknowledge step 4.11.2.39 #define MBOX_PF_ACK_COUNT 8 pf acknowledge count 4.11.2.40 #define MBOX_IN_MSG_BASE 0x800 mailbox incoming msg base 4.11.2.41 #define MBOX_OUT_MSG_BASE 0xc00 mailbox outgoing msg base

```
4.11.2.42 #define MBOX_MSG_STEP 4
mailbox msg step
4.11.2.43 #define MBOX_MSG_REG_MAX 32
mailbox register max
4.11.2.44 #define MBOX_MSG_OP_PF_MASK 0x10
mailbox messages
NOTE: make sure the total message length is <= 128 bytes: mbox_msg_hdr: 4 bytes body: <= (128 - hdr) bytes
mbox msg op - mailbox messages opcode: 1 \sim 0x1F
4.11.3 Enumeration Type Documentation
4.11.3.1 enum mbox_msg_op
Enumerator
     MBOX_OP_BYE VF -> PF, request
     MBOX_OP_HELLO vf offline
     MBOX_OP_FMAP vf online
     MBOX_OP_CSR FMAP programming request
     MBOX_OP_INTR_CTXT global CSR registers request
     MBOX_OP_QCTXT_WRT interrupt context programming
     MBOX_OP_QCTXT_RD queue context programming
     MBOX_OP_QCTXT_CLR queue context read
     MBOX_OP_QCTXT_INV queue context clear
     MBOX_OP_QCONF queue context invalidate
     MBOX_OP_HELLO_RESP queue context invalidate PF->VF: response
     MBOX_OP_FMAP_RESP vf online
     MBOX_OP_CSR_RESP FMAP programming
     MBOX_OP_INTR_CTXT_RESP global CSR read
     MBOX_OP_QCTXT_WRT_RESP interrupt context programming
     MBOX_OP_QCTXT_RD_RESP queue context programming
     MBOX_OP_QCTXT_CLR_RESP queue context read
     MBOX_OP_QCTXT_INV_RESP queue context clear
     MBOX_OP_QCONF_RESP queue context invalidate
     MBOX_OP_MAX queue context invalidate
4.11.4 Function Documentation
4.11.4.1 int qdma_mbox_init ( struct xInx_dma_dev * xdev )
qdma_mbox_init() - initialize qdma mailbox
```

Parameters

xdev	pointer to xlnx_dma_dev
------	-------------------------

Returns

0: success <0: failure

4.11.4.2 void qdma_mbox_cleanup (struct xlnx_dma_dev * xdev)

qdma_mbox_cleanup() - cleanup resources of qdma mailbox qdma_mbox_stop() - stop mailbox processing qdma
_mbox_start() - start mailbox processing

Parameters

xdev	pointer to xlnx_dma_dev
------	-------------------------

Returns

none

4.11.4.3 int qdma_mbox_msg_send (struct xlnx_dma_dev * xdev, struct mbox_msg * m, bool wait_resp, u8 resp_op, unsigned int timeout_ms)

qdma_mbox_msg_send() - handler to send a mailbox message

Parameters

xdev	pointer to xlnx_dma_dev
m	mailbox message

Returns

0: success <0: failure

4.11.4.4 struct mbox_msg* qdma_mbox_msg_alloc (struct xlnx_dma_dev * xdev, enum mbox_msg_op op)

qdma_mbox_msg_alloc() - allocate a mailbox message

Parameters

xdev pointer to xlnx_dma_dev

Returns

0: success NULL: failure

```
4.11.4.5 void __qdma_mbox_msg_free ( const char * fname, struct mbox_msg * m )
```

__qdma_mbox_msg_free() - free the mailbox message

Parameters

fname	function name
m	mailbox message

Returns

none

4.12 qdma_mod.h File Reference

```
#include #include #include #include #include #include #include <net/genetlink.h>
#include "libqdma/libqdma_export.h"
#include "libqdma/xdev.h"
#include "cdev.h"
```

Data Structures

- struct xlnx_qdata
- · struct xlnx nl work q ctrl
- struct xlnx_nl_work
- struct xlnx pci dev

Macros

• #define XNL_EBUFLEN 256

Functions

- int xpdev_list_dump (char *buf, int buflen)
- struct xlnx_pci_dev * xpdev_find_by_idx (unsigned int idx, char *ebuf, int ebuflen)
- struct xlnx_qdata * xpdev_queue_get (struct xlnx_pci_dev *xpdev, unsigned int qidx, bool c2h, bool check
 _qhndl, char *ebuf, int ebuflen)
- int xpdev_queue_add (struct xlnx_pci_dev *xpdev, struct qdma_queue_conf *qconf, char *ebuf, int ebuflen)
- int xpdev queue delete (struct xlnx pci dev *xpdev, unsigned int qidx, bool c2h, char *ebuf, int ebuflen)
- int **xpdev_nl_queue_start** (struct xlnx_pci_dev *xpdev, void *nl_info, u8 is_qp, u8 is_c2h, unsigned short qidx, unsigned short qcnt)
- unsigned int qdma_device_read_user_register (struct xlnx_pci_dev *xpdev, unsigned int reg_addr)
- void qdma device write user register (struct xlnx pci dev *xpdev, unsigned int reg addr, u32 value)
- unsigned int qdma_device_read_bypass_register (struct xlnx_pci_dev *xpdev, unsigned int reg_addr)
- void qdma_device_write_bypass_register (struct xlnx_pci_dev *xpdev, unsigned int reg_addr, u32 value)

4.12.1 Detailed Description

This file contains the declarations for qdma pcie kernel module.

4.12.2 Function Documentation

4.12.2.1 int xpdev_list_dump (char * buf, int buflen)

xpdev list dump() - list the qdma devices

Parameters

in	buflen	buffer length	
out	buf	error message buffer, can be NULL/0 (i.e., optional)	

Returns

0: success <0: failure

4.12.2.2 struct xInx_pci_dev* xpdev_find_by_idx (unsigned int idx, char * ebuf, int ebuflen)

xpdev_find_by_idx() - qdma pcie kernel module api to find the qdma device by index

Parameters

in	idx	qdma device index	
in	ebuflen	buffer length	
out	ebuf	buf error message buffer, can be NULL/0 (i.e., option	

Returns

0: pointer to xlnx_pci_dev NULL: failure

4.12.2.3 struct xlnx_qdata* xpdev_queue_get (struct xlnx_pci_dev * xpdev, unsigned int qidx, bool c2h, bool check_qhndl, char * ebuf, int ebuflen)

xpdev_queue_get() - qdma pcie kernel module api to get a queue information

Parameters

in	xpdev	pointer to xlnx_pci_dev
in	qidx	queue index
in	c2h	flag to indicate the queue direction (c2h/h2c)
in	check_qhndl	flag for validating the data
in	ebuflen	buffer length
Generated OUT	by Doxygen	error message buffer, can be NULL/0 (i.e., optional)

Returns

0: queue information NULL: failure

4.12.2.4 int xpdev_queue_add (struct xInx_pci_dev * xpdev, struct qdma_queue_conf * qconf, char * ebuf, int ebuflen)

xpdev_queue_add() - qdma pcie kernel module api to add a queue

Parameters

in	xpdev	pointer to xlnx_pci_dev	
in	qconf	qconf queue configuration	
in	ebuflen buffer length		
out	ebuf error message buffer, can be NULL/0 (i.e., optional		

Returns

0: success <0: failure

4.12.2.5 int xpdev_queue_delete (struct xlnx_pci_dev * xpdev, unsigned int qidx, bool c2h, char * ebuf, int ebuflen)

xpdev_queue_delete() - qdma pcie kernel module api to delete a queue

Parameters

in	xpdev	pointer to xlnx_pci_dev	
in	qidx	queue index	
in	c2h	flag to indicate the queue direction (c2h/h2c)	
in	ebuflen	uflen buffer length	
out	ebuf	error message buffer, can be NULL/0 (i.e., optional)	

Returns

0: success <0: failure

4.12.2.6 unsigned int qdma_device_read_user_register (struct xInx_pci_dev * xpdev, unsigned int reg_addr)

qdma_device_read_user_register() - read user bar register

Parameters

in	xpdev	pointer to xlnx_pci_dev
in	reg_addr	register address

Returns

value of the user bar register

4.12.2.7 void qdma_device_write_user_register (struct xInx_pci_dev * xpdev, unsigned int reg_addr, u32 value)

qdma_device_write_user_register() - write user bar register

Parameters

in	xpdev	pointer to xlnx_pci_dev
in	reg_addr	register address
in	value	register value to be written

4.12.2.8 unsigned int qdma_device_read_bypass_register (struct xInx_pci_dev * xpdev, unsigned int reg_addr)

qdma_device_read_bypass_register() - read bypass bar register

Parameters

in	xpdev	pointer to xlnx_pci_dev
in	reg_addr	register address

Returns

value of the bypass bar register

4.12.2.9 void qdma_device_write_bypass_register (struct xInx_pci_dev * xpdev, unsigned int reg_addr, u32 value)

qdma_device_write_bypass_register() - write bypass bar register

Parameters

in	xpdev	pointer to xlnx_pci_dev
in	reg_addr	register address
in	value	register value to be written

4.13 qdma_nl.h File Reference

Macros

- #define XNL_NAME_PF "xnl_pf"
- #define XNL_NAME_VF "xnl_vf"

- #define XNL_VERSION 0x1
- #define XNL_RESP_BUFLEN_MIN 256
- #define XNL_RESP_BUFLEN_MAX (2048 * 6)
- #define XNL_ERR_BUFLEN 64
- #define XNL_STR_LEN_MAX 20
- #define XNL QIDX INVALID 0xFFFF
- #define XNL_F_QMODE_ST 0x00000001
- #define XNL F QMODE MM 0x00000002
- #define XNL_F_QDIR_H2C 0x00000004
- #define XNL F QDIR C2H 0x00000008
- #define XNL_F_QDIR_BOTH (XNL_F_QDIR_H2C | XNL_F_QDIR_C2H)
- #define XNL_F_PFETCH_EN 0x00000010
- #define XNL F DESC BYPASS EN 0x00000020
- #define XNL_F_FETCH_CREDIT 0x00000040
- #define XNL_F_CMPL_STATUS_ACC_EN 0x00000080
- #define XNL_F_CMPL_STATUS_EN 0x00000100
- #define XNL_F_CMPL_STATUS_PEND_CHK 0x00000200
- #define XNL_F_CMPL_STATUS_DESC_EN 0x00000400
- #define XNL_F_C2H_CMPL_INTR_EN 0x00000800
- #define XNL_F_CMPL_UDD_EN 0x00001000
- #define XNL_F_PFETCH_BYPASS_EN 0x00002000
- #define XNL_F_CMPT_OVF_CHK_DIS 0x00004000
- #define MAX_QFLAGS 15
- #define QDMA_MAX_INT_RING_ENTRIES 512

Enumerations

```
enum xnl_attr_t {
 XNL ATTR GENMSG,
 XNL_ATTR_DRV_INFO,
 XNL_ATTR_DEV_IDX,
 XNL_ATTR_PCI_BUS,
 XNL ATTR PCI DEV,
 XNL_ATTR_PCI_FUNC,
 XNL_ATTR_DEV_STAT_MMH2C_PKTS1,
 XNL_ATTR_DEV_STAT_MMH2C_PKTS2,
 XNL ATTR DEV STAT MMC2H PKTS1,
 XNL_ATTR_DEV_STAT_MMC2H_PKTS2,
 XNL_ATTR_DEV_STAT_STH2C_PKTS1,
 XNL_ATTR_DEV_STAT_STH2C_PKTS2,
 XNL ATTR DEV STAT STC2H PKTS1,
 XNL_ATTR_DEV_STAT_STC2H_PKTS2,
 XNL_ATTR_DEV_CFG_BAR,
 XNL_ATTR_DEV_USR_BAR,
 XNL_ATTR_DEV_QSET_MAX,
 XNL_ATTR_DEV_QSET_QBASE,
 XNL_ATTR_REG_BAR_NUM,
 XNL ATTR REG ADDR,
 XNL ATTR REG VAL.
 XNL_ATTR_QIDX,
 XNL_ATTR_NUM_Q,
 XNL ATTR QFLAG,
 XNL_ATTR_CMPT_DESC_SIZE,
 XNL_ATTR_SW_DESC_SIZE,
 XNL_ATTR_QRNGSZ_IDX,
 XNL ATTR C2H BUFSZ IDX,
 XNL_ATTR_CMPT_TIMER_IDX,
 XNL_ATTR_CMPT_CNTR_IDX,
 XNL_ATTR_CMPT_TRIG_MODE,
 XNL ATTR RANGE START,
 XNL_ATTR_RANGE_END,
 XNL_ATTR_INTR_VECTOR_IDX,
 XNL_ATTR_INTR_VECTOR_START_IDX,
 XNL ATTR INTR VECTOR END IDX,
 XNL_ATTR_RSP_BUF_LEN,
 XNL_ATTR_GLOBAL_CSR,
 XNL_ATTR_PIPE_GL_MAX,
 XNL ATTR PIPE FLOW ID,
 XNL_ATTR_PIPE_SLR_ID,
 XNL ATTR PIPE TDEST,
 XNL ATTR DEV STM BAR,
 XNL_ATTR_MAX }
enum xnl_st_c2h_cmpt_desc_size {
 XNL ST C2H CMPT DESC SIZE 8B,
 XNL_ST_C2H_CMPT_DESC_SIZE_16B,
 XNL_ST_C2H_CMPT_DESC_SIZE_32B,
 XNL_ST_C2H_CMPT_DESC_SIZE_64B,
 XNL_ST_C2H_NUM_CMPT_DESC_SIZES }
```

enum xnl_qdma_rngsz_idx {

```
XNL_QDMA_RNGSZ_64_IDX,
XNL_QDMA_RNGSZ_128_IDX,
XNL_QDMA_RNGSZ_256_IDX,
XNL_QDMA_RNGSZ_512_IDX,
XNL_QDMA_RNGSZ_1024_IDX,
XNL QDMA RNGSZ 2048 IDX,
XNL QDMA RNGSZ 4096 IDX,
XNL QDMA RNGSZ 8192 IDX,
XNL QDMA RNGSZ 16384 IDX,
XNL QDMA RNGSZ 32768 IDX,
XNL_QDMA_RNGSZ_65536_IDX,
XNL_QDMA_RNGSZ_131072_IDX,
XNL_QDMA_RNGSZ_262177_IDX,
XNL QDMA RNGSZ 524288 IDX,
XNL_QDMA_RNGSZ_1048576_IDX,
XNL_QDMA_RNGSZ_2097152_IDX,
XNL QDMA RNGSZ IDXS }
```

```
enum xnl op t {
 XNL_CMD_DEV_LIST,
 XNL_CMD_DEV_INFO,
 XNL_CMD_DEV_STAT,
 XNL CMD DEV STAT CLEAR,
 XNL_CMD_REG_DUMP,
 XNL_CMD_REG_RD,
 XNL CMD REG WRT,
 XNL CMD Q LIST,
 XNL_CMD_Q_ADD,
 XNL_CMD_Q_START,
 XNL CMD Q STOP,
 XNL CMD Q DEL,
 XNL_CMD_Q_DUMP,
 XNL_CMD_Q_DESC,
 XNL CMD Q CMPT,
 XNL_CMD_Q_RX_PKT,
 XNL_CMD_INTR_RING_DUMP,
 XNL CMD Q UDD,
 XNL CMD GLOBAL CSR.
 XNL CMD VERSION,
 XNL_CMD_MAX }
```

enum qdma_err_idx {

```
err_ram_sbe,
     err_ram_dbe,
     err_dsc,
     err_trq,
     err_h2c_mm_0,
     err h2c mm 1,
     err_c2h_mm_0,
     err_c2h_mm_1,
     err c2h st,
     ind_ctxt_cmd_err,
     err_bdg,
     err_h2c_st,
     poison,
     ur_ca,
     param,
     addr,
     tag,
     flr,
     timeout,
     dat_poison,
     flr_cancel,
     dma,
     dsc,
     rq_cancel,
     dbe,
     sbe,
     unmapped,
     qid range,
     vf access err,
     tcp_timeout,
     mty_mismatch,
     len_mismatch,
     qid_mismatch,
     desc_rsp_err,
     eng_wpl_data_par_err,
     msi_int_fail,
     err_desc_cnt,
     portid_ctxt_mismatch,
     portid_byp_in_mismatch,
     cmpt_inv_q_err,
     cmpt_qfull_err,
     cmpt_cidx_err,
     cmpt_prty_err,
     fatal mty mismatch,
     fatal_len_mismatch,
     fatal_qid_mismatch,
     timer_fifo_ram_rdbe,
     fatal_eng_wpl_data_par_err,
     pfch_II_ram_rdbe,
     cmpt_ctxt_ram_rdbe,
     pfch_ctxt_ram_rdbe,
     desc_req_fifo_ram_rdbe,
     int\_ctxt\_ram\_rdbe,
     cmpt_coal_data_ram_rdbe,
     tuser_fifo_ram_rdbe,
     qid_fifo_ram_rdbe,
     payload_fifo_ram_rdbe,
     wpl_data_par_err,
     zero_len_desc_err,
     csi mop err,
Generated by demogedsc_err,
     sb_mi_h2c0_dat,
     sb mi c2h0 dat,
     sb_h2c_rd_brg_dat,
```

qdma_errs }

4.13.1 Detailed Description

This file contains the declarations for qdma netlink interfaces.

4.13.2 Macro Definition Documentation

4.13.2.1 #define XNL_NAME_PF "xnl_pf"

physical function name (no more than 15 characters)

4.13.2.2 #define XNL_NAME_VF "xnl_vf"

virtual function name

4.13.2.3 #define XNL_VERSION 0x1

qdma netlink interface version number

4.13.2.4 #define XNL_RESP_BUFLEN_MIN 256

qdma nl interface minimum response buffer length

4.13.2.5 #define XNL_RESP_BUFLEN_MAX (2048 * 6)

qdma nl interface maximum response buffer length

4.13.2.6 #define XNL_ERR_BUFLEN 64

qdma nl interface error buffer length

4.13.2.7 #define XNL_STR_LEN_MAX 20

qdma nl command parameter length

4.13.2.8 #define XNL_QIDX_INVALID 0xFFFF

Q parameter: value to indicate invalid qid

4.13.2.9 #define XNL_F_QMODE_ST 0x00000001

Q parameter: streaming mode

4.13.2.10 #define XNL_F_QMODE_MM 0x00000002

Q parameter: memory management mode

4.13.2.11 #define XNL_F_QDIR_H2C 0x00000004

Q parameter: queue in h2c direction

4.13.2.12 #define XNL_F_QDIR_C2H 0x00000008

Q parameter: queue in c2h direction

4.13.2.13 #define XNL_F_QDIR_BOTH (XNL_F_QDIR_H2C | XNL_F_QDIR_C2H)

Q parameter: queue in both directions

4.13.2.14 #define XNL_F_PFETCH_EN 0x00000010

Q parameter: queue in prefetch mode

4.13.2.15 #define XNL_F_DESC_BYPASS_EN 0x00000020

Q parameter: enable the bypass for the queue

4.13.2.16 #define XNL_F_FETCH_CREDIT 0x00000040

Q parameter: fetch credits

4.13.2.17 #define XNL_F_CMPL_STATUS_ACC_EN 0x00000080

Q parameter: enable writeback accumulation

4.13.2.18 #define XNL_F_CMPL_STATUS_EN 0x00000100

Q parameter: enable writeback

4.13.2.19 #define XNL_F_CMPL_STATUS_PEND_CHK 0x00000200 Q parameter: enable writeback pending check 4.13.2.20 #define XNL_F_CMPL_STATUS_DESC_EN 0x00000400 Q parameter: enable writeback status descriptor 4.13.2.21 #define XNL_F_C2H_CMPL_INTR_EN 0x00000800 Q parameter: enable queue completion interrupt 4.13.2.22 #define XNL_F_CMPL_UDD_EN 0x00001000 Q parameter: enable user defined data 4.13.2.23 #define XNL_F_PFETCH_BYPASS_EN 0x00002000 Q parameter: enable the pfetch bypass for the queue 4.13.2.24 #define XNL_F_CMPT_OVF_CHK_DIS 0x00004000 Q parameter: disable CMPT overflow check 4.13.2.25 #define MAX_QFLAGS 15 maximum number of queue flags to control queue configuration

4.13.2.26 #define QDMA_MAX_INT_RING_ENTRIES 512

maximum number of interrupt ring entries

4.13.3 Enumeration Type Documentation

4.13.3.1 enum xnl attr t

xnl_attr_t netlink attributes for qdma(variables): the index in this enum is used as a reference for the type, userspace application has to indicate the corresponding type the policy is used for security considerations

Enumerator

XNL_ATTR_GENMSG generatl message

XNL_ATTR_DRV_INFO device info

XNL_ATTR_DEV_IDX device index

XNL_ATTR_PCI_BUS pci bus number

XNL_ATTR_PCI_DEV pci device number

XNL_ATTR_PCI_FUNC pci function id

XNL_ATTR_DEV_STAT_MMH2C_PKTS1 number of MM H2C packkts

XNL_ATTR_DEV_STAT_MMH2C_PKTS2 number of MM H2C packkts

XNL_ATTR_DEV_STAT_MMC2H_PKTS1 number of MM C2H packkts

XNL_ATTR_DEV_STAT_MMC2H_PKTS2 number of MM C2H packkts

XNL ATTR DEV STAT STH2C PKTS1 number of ST H2C packkts

XNL_ATTR_DEV_STAT_STH2C_PKTS2 number of ST H2C packkts

XNL_ATTR_DEV_STAT_STC2H_PKTS1 number of ST C2H packkts

XNL_ATTR_DEV_STAT_STC2H_PKTS2 number of ST C2H packkts

XNL_ATTR_DEV_CFG_BAR device config bar number

XNL_ATTR_DEV_USR_BAR device user bar number

XNL_ATTR_DEV_QSET_MAX max queue sets

XNL_ATTR_DEV_QSET_QBASE queue base start

XNL_ATTR_REG_BAR_NUM register bar number

XNL_ATTR_REG_ADDR register address

XNL_ATTR_REG_VAL register value

XNL_ATTR_QIDX queue index

XNL_ATTR_NUM_Q number of queues

XNL_ATTR_QFLAG queue config flags

XNL_ATTR_CMPT_DESC_SIZE completion descriptor size

XNL_ATTR_SW_DESC_SIZE software descriptor size

XNL_ATTR_QRNGSZ_IDX queue ring index

XNL_ATTR_C2H_BUFSZ_IDX c2h buffer idex

XNL_ATTR_CMPT_TIMER_IDX completion timer index

XNL_ATTR_CMPT_CNTR_IDX completion counter index

XNL_ATTR_CMPT_TRIG_MODE completion trigger mode

XNL_ATTR_RANGE_START range start

XNL_ATTR_RANGE_END range end

XNL_ATTR_INTR_VECTOR_IDX interrupt vector index

XNL_ATTR_INTR_VECTOR_START_IDX interrupt vector start index

XNL_ATTR_INTR_VECTOR_END_IDX interrupt vector end index

XNL_ATTR_RSP_BUF_LEN response buffer length

XNL_ATTR_GLOBAL_CSR global csr data

XNL_ATTR_PIPE_GL_MAX max no. of gl for pipe

XNL_ATTR_PIPE_FLOW_ID pipe flow id

XNL_ATTR_PIPE_SLR_ID pipe slr id

XNL_ATTR_PIPE_TDEST pipe tdest

XNL_ATTR_DEV_STM_BAR device STM bar number

4.13.3.2 enum xnl_st_c2h_cmpt_desc_size

xnl_st_c2h_cmpt_desc_size c2h writeback descriptor sizes

Enumerator

XNL_ST_C2H_CMPT_DESC_SIZE_8B 8B descriptor

XNL_ST_C2H_CMPT_DESC_SIZE_16B 16B descriptor

XNL_ST_C2H_CMPT_DESC_SIZE_32B 32B descriptor

XNL_ST_C2H_CMPT_DESC_SIZE_64B 64B descriptor

XNL_ST_C2H_NUM_CMPT_DESC_SIZES Num of desc sizes

4.13.3.3 enum xnl_op_t

xnl_op_t - XNL command types

Enumerator

XNL_CMD_DEV_LIST list all the qdma devices

XNL_CMD_DEV_INFO dump the device information

XNL_CMD_DEV_STAT dump the device statistics

XNL_CMD_DEV_STAT_CLEAR reset the device statistics

XNL_CMD_REG_DUMP dump the register information

XNL_CMD_REG_RD read a register value

XNL_CMD_REG_WRT write value to a register

XNL_CMD_Q_LIST list all the queue present in the system

XNL_CMD_Q_ADD add a queue

XNL_CMD_Q_START start a queue

XNL_CMD_Q_STOP stop a queue

XNL_CMD_Q_DEL delete a queue

XNL_CMD_Q_DUMP dump queue information

XNL_CMD_Q_DESC dump descriptor information

XNL_CMD_Q_CMPT dump writeback descriptor information

XNL_CMD_Q_RX_PKT dump packet information

XNL_CMD_INTR_RING_DUMP dump interrupt ring information

XNL_CMD_Q_UDD dump the user defined data

XNL_CMD_GLOBAL_CSR get all global csr register values

XNL_CMD_VERSION list RTL version and Vivado release ID

XNL_CMD_MAX max number of XNL commands

4.13.3.4 enum qdma_err_idx

qdma_err_idx - Induce error

4.14 qdma_st_c2h.h File Reference

```
#include <linux/spinlock_types.h>
#include <linux/types.h>
#include "qdma_descq.h"
```

Data Structures

- · struct qdma sdesc info
- · struct qdma_flq

Functions

- int qdma_descq_rxq_read (struct qdma_descq *descq, struct qdma_request *req)
- int qdma_descq_dump_cmpt (struct qdma_descq *descq, int start, int end, char *buf, int buflen)
- void incr_cmpl_desc_cnt (struct qdma_descq *descq, unsigned int cnt)
- void descq_flq_free_resource (struct qdma_descq *descq)
- int descq_flq_alloc_resource (struct qdma_descq *descq)
- int descq_process_completion_st_c2h (struct qdma_descq *descq, int budget, bool upd_cmpl)
- int descq_st_c2h_read (struct qdma_descq *descq, struct qdma_request *req, bool update, bool refill)

4.14.1 Detailed Description

This file contains the declarations for qdma st c2h processing.

4.14.2 Function Documentation

```
4.14.2.1 int qdma_descq_rxq_read ( struct qdma_descq * descq, struct qdma_request * req )
```

qdma_descq_rxq_read() - read from the rx queue

Parameters

in	descq	pointer to qdma_descq
in	req	queue request

Returns

0: success <0: failure

4.14.2.2 int qdma_descq_dump_cmpt (struct qdma_descq * descq, int start, int end, char * buf, int buflen)

qdma_descq_dump_cmpt() - dump the completion queue descriptors

Parameters

in	descq	pointer to qdma_descq
in	start	start completion descriptor index
in	end	end completion descriptor index
in	buflen	length of the input buffer
out	buf	message buffer

Returns

0: success <0: failure

4.14.2.3 void incr_cmpl_desc_cnt (struct qdma_descq * descq, unsigned int cnt)

incr_cmpl_desc_cnt() - update the interrupt cidx

Parameters

in	descq	pointer to qdma_descq
in	cnt	increment value

4.14.2.4 void descq_flq_free_resource (struct qdma_descq * descq)

descq_flq_free_resource() - handler to free the pages for the request

Parameters

in	descq	pointer to qdma_descq

Returns

none

4.14.2.5 int descq_flq_alloc_resource (struct qdma_descq * descq)

descq_flq_alloc_resource() - handler to allocate the pages for the request

Parameters

in descq pointer to qdma_desco

Returns

0: success <0: failure

4.14.2.6 int descq_process_completion_st_c2h (struct qdma_descq * descq, int budget, bool upd_cmpl)

descq_process_completion_st_c2h() - handler to process the st c2h completion request

Parameters

in	descq	pointer to qdma_descq
in	budget	number of descriptors to process
in	upd_cmpl	if update completion required

Returns

0: success <0: failure

4.14.2.7 int descq_st_c2h_read (struct qdma descq * descq, struct qdma request * req, bool update, bool refill)

descq_st_c2h_read() - handler to process the st c2h read request

Parameters

in	descq	pointer to qdma_descq
in	req	pointer to read request
in	update	flag to update the request
in	refill	flag to indicate whether to refill the flq

Returns

0: success <0: failure

4.15 qdma_thread.h File Reference

Functions

- int qdma_threads_create (unsigned int num_threads)
- void qdma_threads_destroy (void)
- void qdma_thread_remove_work (struct qdma_descq *descq)
- void qdma_thread_add_work (struct qdma_descq *descq)

4.15.1 Detailed Description

This file contains the declarations for gdma thread handlers.

4.15.2 Function Documentation

```
4.15.2.1 int qdma_threads_create ( unsigned int num_threads )
```

qdma_threads_create() - create qdma threads This functions creates two threads for each cpu in the system or number of number of thread requested by param num_threads and assigns the thread handlers 1: queue processing thread 2: queue completion handler thread

Parameters

num threads - number of threads to be	e created
---------------------------------------	-----------

Returns

0: success <0: failure

4.15.2.2 void qdma_threads_destroy (void)

qdma_threads_destroy() - destroy all the qdma threads created during system initialization

Returns

none

4.15.2.3 void qdma_thread_remove_work (struct qdma_descq * descq)

qdma_thread_remove_work() - handler to remove the attached work thread

Parameters

in	descq	pointer to qdma_descq
----	-------	-----------------------

Returns

none

4.15.2.4 void qdma_thread_add_work (struct qdma_descq * descq)

qdma_thread_add_work() - handler to add a work thread

Parameters

in	descq	pointer to qdma_descq
----	-------	-----------------------

Returns

none

4.16 thread.h File Reference

```
#include <liinux/version.h>
#include <liinux/spinlock.h>
#include <liinux/kthread.h>
#include <liinux/cpuset.h>
#include <liinux/signal.h>
#include "qdma_compat.h"
```

Data Structures

struct qdma_kthread

Macros

- #define lock_thread(thp) spin_lock(&(thp)->lock)
- #define unlock_thread(thp) spin_unlock(&(thp)->lock)
- #define qdma_kthread_wakeup(thp)
- #define pr_debug_thread(fmt, ...)

Functions

- int qdma_kthread_dump (struct qdma_kthread *thp, char *buf, int buflen, int detail)
- int qdma_kthread_start (struct qdma_kthread *thp, char *name, int id)
- int qdma_kthread_stop (struct qdma_kthread *thp)

4.16.1 Detailed Description

This file contains the declarations for qdma kernel threads.

4.16.2 Macro Definition Documentation

4.16.2.1 #define lock_thread(thp) spin_lock(&(thp)->lock)

lock thread macro

4.16.2.2 #define unlock_thread(thp) spin_unlock(&(thp)->lock)

un lock thread macro

4.16.2.3 #define qdma_kthread_wakeup(thp)

Value:

```
do { \
    thp->schedule = 1; \
    qdma_waitq_wakeup(&thp->waitq); \
} while (0)
```

macro to wake up the qdma k thread

```
4.16.2.4 #define pr_debug_thread( fmt, ... )
```

pr_debug_thread

4.16.3 Function Documentation

4.16.3.1 int qdma_kthread_dump (struct qdma_kthread * thp, char * buf, int buflen, int detail)

 ${\color{red} \textbf{qdma_kthread_dump()}} \text{ - handler to dump the thread information}$

Parameters

in	thp	pointer to qdma_kthread
in	detail	flag to indicate whether details required or not
in	buflen	length of the input buffer
out	buf	message buffer

Returns

length of the buffer

4.16.3.2 int qdma_kthread_start (struct qdma_kthread * thp, char * name, int id)

qdma_kthread_start() - handler to start the kernel thread

Parameters

	in	thp	pointer to qdma_kthread
	in	name	name for the thread
ĺ	in	id	thread id

4.17 xdev.h File Reference 149

Returns

```
0: success <0: failure
```

4.16.3.3 int qdma_kthread_stop (struct qdma_kthread * thp)

qdma_kthread_stop() - handler to stop the kernel thread

Parameters

```
in the pointer to qdma_kthread
```

Returns

0: success <0: failure

4.17 xdev.h File Reference

```
#include <linux/types.h>
#include <linux/dma-mapping.h>
#include <linux/interrupt.h>
#include <linux/pci.h>
#include "libqdma_export.h"
#include "qdma_mbox.h"
#include "qdma_qconf_mgr.h"
```

Data Structures

- struct intr_coal_conf
- struct intr_vec_map_type
- struct intr_info_t
- struct xlnx_dma_dev

Macros

- #define QDMA_BAR_NUM 6
- #define QDMA_MAX_BAR_LEN_MAPPED 0x4000000
- #define BUS NUM MASK 0xFFFF0000
- #define BUS_NUM_SHIFT 16
- #define PF_DEV_0_MASK 0x0000F000
- #define PF_DEV_0_SHIFT 12
- #define PF_DEV_1_MASK 0x00000F00
- #define PF_DEV_1_SHIFT 8
- #define PF_DEV_2_MASK 0x000000F0
- #define PF DEV 2 SHIFT 4
- #define PF_DEV_3_MASK 0x0000000F

150 File Documentation

```
    #define PF_DEV_3_SHIFT 0

• #define VF_PF_IDENTIFIER_MASK 0xF
• #define VF_PF_IDENTIFIER_SHIFT 8
• #define QDMA DESC BLEN BITS 28

    #define QDMA DESC BLEN MAX ((1 << (QDMA DESC BLEN BITS)) - 1)</li>

    #define PCI_DMA_H(addr) ((addr >> 16) >> 16)

    #define PCI_DMA_L(addr) (addr & 0xfffffffUL)

    #define XDEV FLAG OFFLINE 0x1

• #define XDEV FLAG IRQ 0x2
• #define XDEV NUM IRQ MAX 8
• #define RTL1_VERSION 0
• #define RTL2_VERSION 1

    #define VIVADO RELEASE 2018 3 0

• #define VIVADO_RELEASE_2018_2 1
• #define EVEREST SOFT IP 0
• #define EVEREST_HARD_IP 1
• #define xdev sriov disable(xdev)

    #define xdev sriov enable(xdev, num vfs)

• #define xdev_sriov_vf_offline(xdev, func_id)
• #define xdev_sriov_vf_online(xdev, func_id)
```

Typedefs

typedef irgreturn_t(* f_intr_handler) (int irq_index, int irq, void *dev_id)

Enumerations

```
    enum qdma_pf_devices {
        PF_DEVICE_0 = 0,
        PF_DEVICE_1,
        PF_DEVICE_2,
        PF_DEVICE_3 }
    enum intr_type_list {
        INTR_TYPE_ERROR,
        INTR_TYPE_USER,
        INTR_TYPE_DATA,
        INTR_TYPE_MAX }
```

Functions

```
struct xlnx_dma_dev * xdev_find_by_pdev (struct pci_dev *pdev)
struct xlnx_dma_dev * xdev_find_by_idx (int idx)
struct xlnx_dma_dev * xdev_list_first (void)
struct xlnx_dma_dev * xdev_list_next (struct xlnx_dma_dev *xdev)
int xdev_list_dump (char *buf, int buflen)
int xdev_check_hndl (const char *f, struct pci_dev *pdev, unsigned long hndl)
```

4.17.1 Detailed Description

This file contains the declarations for QDMA PCIe device.

4.17 xdev.h File Reference 151

4.17.2 Macro Definition Documentation

4.17.2.1 #define QDMA_BAR_NUM 6

QDMA bars

4.17.2.2 #define QDMA_MAX_BAR_LEN_MAPPED 0x4000000

QDMA config bar size - 64MB

4.17.2.3 #define QDMA_DESC_BLEN_BITS 28

number of bits to describe the DMA transfer descriptor

4.17.2.4 #define QDMA_DESC_BLEN_MAX ((1 << (QDMA_DESC_BLEN_BITS)) - 1)

maximum size of a single DMA transfer descriptor

4.17.2.5 #define PCI_DMA_H(addr) ((addr >> 16) >> 16)

obtain the 32 most significant (high) bits of a 32-bit or 64-bit address

4.17.2.6 #define PCI_DMA_L(addr) (addr & 0xfffffffUL)

obtain the 32 least significant (low) bits of a 32-bit or 64-bit address

4.17.2.7 #define XDEV_FLAG_OFFLINE 0x1

Flag for device offline

4.17.2.8 #define XDEV_FLAG_IRQ 0x2

Flag for IRQ

4.17.2.9 #define XDEV_NUM_IRQ_MAX 8

Maximum number of interrupts supported per device

4.17.2.10 #define RTL1_VERSION 0

Macros for Hardware Version info

152 File Documentation

```
4.17.2.11 #define xdev_sriov_disable( xdev )
dummy declaration for xdev_sriov_disable() When virtual function is not enabled
4.17.2.12 #define xdev_sriov_enable( xdev, num_vfs )
dummy declaration for xdev_sriov_enable() When virtual function is not enabled
4.17.2.13 #define xdev_sriov_vf_offline( xdev, func_id )
dummy declaration for xdev_sriov_vf_offline() When virtual function is not enabled
4.17.2.14 #define xdev_sriov_vf_online( xdev, func_id )
dummy declaration for xdev_sriov_vf_online() When virtual function is not enabled
4.17.3 Typedef Documentation
4.17.3.1 typedef irqreturn_t(* f_intr_handler) (int irq_index, int irq, void *dev_id)
interrupt call back function handlers
4.17.4 Enumeration Type Documentation
4.17.4.1 enum intr_type_list
intr_type_list - interrupt types
Enumerator
     INTR_TYPE_ERROR error interrupt
     INTR_TYPE_USER user interrupt
     INTR_TYPE_DATA data interrupt
     INTR_TYPE_MAX max interrupt
4.17.5 Function Documentation
4.17.5.1 struct xlnx dma dev* xdev_find_by_pdev ( struct pci_dev * pdev )
xdev_find_by_pdev() - find the xdev using struct pci_dev
```

4.17 xdev.h File Reference

Parameters

in	pdev	pointer to struct pci_dev
----	------	---------------------------

Returns

```
pointer to xlnx_dma_dev on success NULL on failure
```

```
4.17.5.2 struct xlnx_dma_dev* xdev_find_by_idx ( int idx )
```

xdev_find_by_idx() - find the xdev using the index value

Parameters

in idx index value in the xdev li

Returns

pointer to xlnx_dma_dev on success NULL on failure

4.17.5.3 struct xInx_dma_dev* xdev_list_first (void)

xdev_list_first() - handler to return the first xdev entry from the list

Returns

pointer to first xlnx_dma_dev on success NULL on failure

4.17.5.4 struct xInx_dma_dev* xdev_list_next (struct xInx_dma_dev* xdev)

xdev_list_next() - handler to return the next xdev entry from the list

Parameters

in	xdev	pointer to current xdev
----	------	-------------------------

Returns

pointer to next xlnx_dma_dev on success NULL on failure

154 File Documentation

4.17.5.5 int xdev_list_dump (char * buf, int buflen)

xdev_list_dump() - list the dma device details

Parameters

in	buflen	length of the input buffer
out	buf	message buffer

Returns

pointer to next xlnx_dma_dev on success NULL on failure

4.17.5.6 int xdev_check_hndl (const char * f, struct pci_dev * pdev, unsigned long hndl)

xdev_check_hndl() - helper function to validate the device handle

Parameters

in	f	device name
in	pdev	pointer to struct pci_dev
in	hndl	device handle

Returns

0: success

EINVAL: on failure

Index

qdma_mbox_msg_free	qdma_queue_conf, 50
qdma_mbox.h, 130	CMPT_DESC_SZ_16B
4 ,	libqdma_export.h, 82
AUTO_MODE	CMPT_DESC_SZ_32B
libqdma_export.h, 81	libqdma_export.h, 82
alloc_fail	CMPT_DESC_SZ_64B
qdma_flq, 38	libqdma_export.h, 82
array	CMPT_DESC_SZ_8B
qdma_csr_info, 25	libqdma_export.h, 82
at	cdev
qdma_queue_conf, 51	qdma cdev, 22
avail	cdev.h, 67
qdma_descq, 30	QDMA CDEV CLASS NAME, 68
qdma_flq, 38	QDMA_MINOR_MAX, 68
	qdma_cdev_cleanup, 69
bar_num_bypass	qdma_cdev_create, 68
qdma_dev_conf, 36	qdma_cdev_destroy, 68
bar_num_config	qdma_sdev_device cleanup, 68
qdma_dev_conf, 36	qdma_cdev_device_init, 69
bar_num_stm	gdma_sdev_devices_mit, 60
qdma_dev_conf, 36	cdev_cb
bar_num_user	xlnx_pci_dev, 65
qdma_dev_conf, 36	cdev lock
bdf	xlnx_pci_dev, 65
qdma_dev_conf, 36	cdev_major
buf	qdma_cdev_cb, 24
qdma_io_cb, 42	cdev_minor_cnt
bypass_bar_regs	qdma_cdev_cb, 24
xlnx_pci_dev, 65	cdevno
-	qdma_cdev, 22
c2h	cdh_flags
mbox_msg_qctxt, 16	qdma_h2c_desc, 40
qdma_queue_conf, 49	cdh max
c2h_buf_sz	qdma_queue_conf, 51
global_csr_conf, 7	cfg_state
c2h_buf_sz_idx	qconf_entry, 18
qdma_queue_conf, 50	channel
c2h_bufsz	qdma_descq, 28
qdma_queue_conf, 53	cidx
c2h_cnt_th	qdma_c2h_cmpt_cmpl_status, 20
global_csr_conf, 7	qdma_desc_cmpl_status, 26
c2h_descq	qdma_descq, 30
qdma_dev, 33	qdma_descq, 30 qdma_flq, 39
c2h_qcnt	. – .
qdma_dev, 33	qdma_intr_ring, 41 qdma_sdesc_info, 56
c2h_qhndl	cidx cmpt
qdma_cdev, 22 c2h timer cnt	qdma_descq, 31
	cidx_cmpt_pend
global_csr_conf, 7	
c2h_use_fl	qdma_descq, 31

clear	any aggigned
	cpu_assigned
mbox_msg_intr_ctxt, 15	qdma_descq, 28
mbox_msg_qctxt, 16	Cr
cmpl_cnt_th_idx	hw_descq_context, 8
qdma_queue_conf, 51	credit
cmpl_desc_sz	qdma_descq, 30
qdma_queue_conf, 50	csr
cmpl_en_intr	mbox_msg, 12
qdma_cmpl_ctrl, 25	csr_type
qdma_queue_conf, 51	qdma_device.h, 113
cmpl_ovf_chk_dis	cur_cfg_state
qdma_queue_conf, 51	qdma_dev_conf, 36
cmpl_rng_sz_idx	DE00 07 10D
qdma_queue_conf, 50	DESC_SZ_16B
cmpl_stat_en	libqdma_export.h, 82
qdma_queue_conf, 50	DESC_SZ_32B
cmpl_status_acc	libqdma_export.h, 82
global_csr_conf, 7	DESC_SZ_64B
cmpl_status_acc_en	libqdma_export.h, 82
qdma_queue_conf, 49	DESC_SZ_8B
cmpl status en	libqdma_export.h, 82
qdma_queue_conf, 49	DEVICE_VERSION_INFO_STR_LENGTH
cmpl_status_pend_chk	libqdma_export.h, 80
	DIRECT_INTR_MODE
qdma_queue_conf, 49	libqdma_export.h, 81
cmpl_timer_idx	desc
qdma_queue_conf, 51	qdma_descq, 30
cmpl_trig_mode	qdma_flq, 38
qdma_queue_conf, 51	desc bus
cmpl_udd_en	qdma_descq, 30
qdma_queue_conf, 50	desc_bypass
cmplthp	qdma_queue_conf, 50
qdma_descq, 29	desc_cmpl_status
cmplthp_list	qdma_descq, 30
qdma_descq, 29	desc cmpt
cmpt	qdma_descq, 32
hw_descq_context, 8	desc_cmpt_bus
cmpt_desc_sz_t	qdma_descq, 32
libqdma export.h, 82	desc_cmpt_cmpl_status
cmpt_entry_len	qdma_descq, 32
qdma descq, 31	. – .
cnt_th_idx	desc_cmpt_cur
qdma_cmpl_ctrl, 24	qdma_descq, 32
coal_color	desc_nr
qdma_intr_ring, 41	qdma_sgt_req_cb, 57
color	desc_rng_sz_idx
intr_coal_conf, 9	qdma_queue_conf, 49
	desc_sz_t
qdma_descq, 28	libqdma_export.h, 82
color_isr_status	desciptor, 5
qdma_c2h_cmpt_cmpl_status, 20	descq_csr_info, 5
conf	descq_flq_alloc_resource
qdma_descq, 28	qdma_st_c2h.h, 144
xlnx_dma_dev, 61	descq_flq_free_resource
context	qdma_descq.h, 112
mbox_msg_qctxt, 17	qdma_st_c2h.h, 144
count	descq_process_completion_st_c2h
qdma_request, 54	qdma_st_c2h.h, 145
сри	descq_st_c2h_read
qdma_kthread, 44	qdma_st_c2h.h, 145

dev_hndl	qdma_kthread, 44
xlnx_pci_dev, 64	fl_pg_order
dev_intr_info_list	qdma_descq, 30
xlnx_dma_dev, 62	flag
dev_priv	qdma_kthread, 44
xlnx_dma_dev, 62	flag_len
dir_init	qdma_mm_desc, 47
qdma_cdev, 22	flags
dma_addr	qdma_h2c_desc, 40
qdma_sw_sg, 59	flq
dma_mapped	qdma_descq, 31
qdma_request, 54	flr_prsnt
done	xlnx_dma_dev, 61
qdma_sgt_req_cb, 58	fmap
drv_mode_name, 5	hw_descq_context, 8
dst	mbox_msg, 12
mbox msg hdr, 14	fp_close_extra
dst addr	qdma_cdev, 22
qdma_c2h_desc, 21	fp_descq_c2h_packet
qdma_desc, 27 qdma_mm_desc, 47	qdma_queue_conf, 52
dvec_start_idx	fp descq isr top
xlnx_dma_dev, 62	qdma_queue_conf, 52
XIIIX_UIIIa_uev, 02	fp done
en_stat_desc	qdma_request, 54
qdma_cmpl_ctrl, 25	fp_ioctl_extra
eop	• — —
qdma_sdesc_info, 56	qdma_cdev, 23
ep addr	fp_open_extra
qdma_request, 54	qdma_cdev, 22
. – .	fp_q_isr_top_dev
err qdma_descq, 28	qdma_dev_conf, 37
. – .	fp_rw
error	qdma_cdev, 23
qdma_intr_ring, 41	fp_user_isr_handler
F MBOX FN CMD RCV	qdma_dev_conf, 37
qdma mbox.h, 125	fpending
F_MBOX_FN_CMD_SND	qdma_kthread, 44
qdma mbox.h, 125	fproc
F MBOX FN STATUS ACK	qdma_kthread, 45
qdma_mbox.h, 124	free
F MBOX FN STATUS IN MSG	free_entry, 6
qdma_mbox.h, 124	free_entry, 6
• —	free, 6
F_MBOX_FN_STATUS_OUT_MSG	index, 6
qdma_mbox.h, 124	list_head, 6
F_MBOX_ISR_EN	next_qbase, 6
qdma_mbox.h, 127	func_id
f_intr_handler	qconf_entry, 18
xdev.h, 152	xlnx_dma_dev, 62
fbits	
qdma_sdesc_info, 55	G_MBOX_FN_STATUS_SRC
fdone	qdma_mbox.h, 125
qdma_kthread, 45	get_intr_ring_index
fetch_credit	qdma_intr.h, 121
qdma_queue_conf, 50	global_csr_conf, 6
filler	c2h_buf_sz, 7
mbox_msg_intr_ctxt, 15	c2h_cnt_th, 7
qdma_dev, 33	c2h_timer_cnt, 7
qdma_sdesc_info, 56	cmpl_status_acc, 7
finit	ring_sz, 7

h2c_descq	qconf_entry, 17
qdma_dev, 33	qdma_dev_conf, 36
h2c_eot	xlnx_pci_dev, 65
qdma_request, 54	idx_bufsz
h2c_qcnt	qdma_csr_info, 25
qdma_dev, 33	incr_cmpl_desc_cnt
h2c_qhndl	qdma_descq.h, 111
qdma_cdev, 22	qdma_st_c2h.h, 144
hdr	index
mbox_msg, 11	free_entry, 6
mbox_msg_csr, 13	init_qrange
mbox_msg_fmap, 13	qdma_dev, 33
mbox_msg_intr_ctxt, 15	intr_cidx_update
mbox_msg_qctxt, 16	qdma_descq.h, 110
hw	intr_coal_conf, 8
hw_descq_context, 8	color, 9
hw_descq_context, 7	intr_ring_base, 9
cmpt, 8	intr rng num entries, 9
cr, 8	vec_id, 9
fmap, 8	intr coal list
hw, 8	xlnx_dma_dev, 63
prefetch, 8	intr context setup
sw, 8	qdma_intr.h, 118
hw_prg_lock	intr ctxt
xlnx_dma_dev, 61	mbox_msg, 12
hw_rx_lock	intr en
qdma_mbox, 46	-
hw tx lock	mbox_msg_qctxt, 16 intr handler
qdma_mbox, 45	_
	intrived man type 10
, –	intr_vec_map_type, 10
INDIRECT_INTR_MODE	intr_id
INDIRECT_INTR_MODE libqdma_export.h, 81	intr_id mbox_msg_qctxt, 16
INDIRECT_INTR_MODE libqdma_export.h, 81 INTR_RING_SZ_12KB	intr_id mbox_msg_qctxt, 16 qdma_descq, 29
INDIRECT_INTR_MODE libqdma_export.h, 81 INTR_RING_SZ_12KB libqdma_export.h, 81	intr_id mbox_msg_qctxt, 16 qdma_descq, 29 intr_info_t, 9
INDIRECT_INTR_MODE libqdma_export.h, 81 INTR_RING_SZ_12KB libqdma_export.h, 81 INTR_RING_SZ_16KB	intr_id mbox_msg_qctxt, 16 qdma_descq, 29 intr_info_t, 9 intr_list, 10
INDIRECT_INTR_MODE libqdma_export.h, 81 INTR_RING_SZ_12KB libqdma_export.h, 81 INTR_RING_SZ_16KB libqdma_export.h, 81	intr_id mbox_msg_qctxt, 16 qdma_descq, 29 intr_info_t, 9 intr_list, 10 intr_list_cnt, 10
INDIRECT_INTR_MODE libqdma_export.h, 81 INTR_RING_SZ_12KB libqdma_export.h, 81 INTR_RING_SZ_16KB libqdma_export.h, 81 INTR_RING_SZ_20KB	intr_id mbox_msg_qctxt, 16 qdma_descq, 29 intr_info_t, 9 intr_list, 10 intr_list_cnt, 10 msix_name, 10
INDIRECT_INTR_MODE libqdma_export.h, 81 INTR_RING_SZ_12KB libqdma_export.h, 81 INTR_RING_SZ_16KB libqdma_export.h, 81 INTR_RING_SZ_20KB libqdma_export.h, 81	intr_id mbox_msg_qctxt, 16 qdma_descq, 29 intr_info_t, 9 intr_list, 10 intr_list_cnt, 10 msix_name, 10 intr_legacy_clear
INDIRECT_INTR_MODE libqdma_export.h, 81 INTR_RING_SZ_12KB libqdma_export.h, 81 INTR_RING_SZ_16KB libqdma_export.h, 81 INTR_RING_SZ_20KB libqdma_export.h, 81 INTR_RING_SZ_24KB	intr_id mbox_msg_qctxt, 16 qdma_descq, 29 intr_info_t, 9 intr_list, 10 intr_list_cnt, 10 msix_name, 10 intr_legacy_clear qdma_intr.h, 119
INDIRECT_INTR_MODE libqdma_export.h, 81 INTR_RING_SZ_12KB libqdma_export.h, 81 INTR_RING_SZ_16KB libqdma_export.h, 81 INTR_RING_SZ_20KB libqdma_export.h, 81 INTR_RING_SZ_24KB libqdma_export.h, 81	intr_id mbox_msg_qctxt, 16 qdma_descq, 29 intr_info_t, 9 intr_list, 10 intr_list_cnt, 10 msix_name, 10 intr_legacy_clear qdma_intr.h, 119 intr_legacy_init
INDIRECT_INTR_MODE libqdma_export.h, 81 INTR_RING_SZ_12KB libqdma_export.h, 81 INTR_RING_SZ_16KB libqdma_export.h, 81 INTR_RING_SZ_20KB libqdma_export.h, 81 INTR_RING_SZ_24KB libqdma_export.h, 81 INTR_RING_SZ_24KB libqdma_export.h, 81 INTR_RING_SZ_28KB	intr_id mbox_msg_qctxt, 16 qdma_descq, 29 intr_info_t, 9 intr_list, 10 intr_list_cnt, 10 msix_name, 10 intr_legacy_clear qdma_intr.h, 119 intr_legacy_init qdma_intr.h, 119
INDIRECT_INTR_MODE libqdma_export.h, 81 INTR_RING_SZ_12KB libqdma_export.h, 81 INTR_RING_SZ_16KB libqdma_export.h, 81 INTR_RING_SZ_20KB libqdma_export.h, 81 INTR_RING_SZ_24KB libqdma_export.h, 81 INTR_RING_SZ_28KB libqdma_export.h, 81 INTR_RING_SZ_28KB libqdma_export.h, 81	intr_id mbox_msg_qctxt, 16 qdma_descq, 29 intr_info_t, 9 intr_list, 10 intr_list_cnt, 10 msix_name, 10 intr_legacy_clear qdma_intr.h, 119 intr_legacy_init qdma_intr.h, 119 intr_legacy_setup
INDIRECT_INTR_MODE libqdma_export.h, 81 INTR_RING_SZ_12KB libqdma_export.h, 81 INTR_RING_SZ_16KB libqdma_export.h, 81 INTR_RING_SZ_20KB libqdma_export.h, 81 INTR_RING_SZ_24KB libqdma_export.h, 81 INTR_RING_SZ_28KB libqdma_export.h, 81 INTR_RING_SZ_28KB libqdma_export.h, 81 INTR_RING_SZ_32KB	intr_id mbox_msg_qctxt, 16 qdma_descq, 29 intr_info_t, 9 intr_list, 10 intr_list_cnt, 10 msix_name, 10 intr_legacy_clear qdma_intr.h, 119 intr_legacy_init qdma_intr.h, 119 intr_legacy_setup qdma_intr.h, 119
INDIRECT_INTR_MODE libqdma_export.h, 81 INTR_RING_SZ_12KB libqdma_export.h, 81 INTR_RING_SZ_16KB libqdma_export.h, 81 INTR_RING_SZ_20KB libqdma_export.h, 81 INTR_RING_SZ_24KB libqdma_export.h, 81 INTR_RING_SZ_28KB libqdma_export.h, 81 INTR_RING_SZ_28KB libqdma_export.h, 81 INTR_RING_SZ_32KB libqdma_export.h, 81	intr_id mbox_msg_qctxt, 16 qdma_descq, 29 intr_info_t, 9 intr_list, 10 intr_list_cnt, 10 msix_name, 10 intr_legacy_clear qdma_intr.h, 119 intr_legacy_init qdma_intr.h, 119 intr_legacy_setup qdma_intr.h, 119 intr_list
INDIRECT_INTR_MODE libqdma_export.h, 81 INTR_RING_SZ_12KB libqdma_export.h, 81 INTR_RING_SZ_16KB libqdma_export.h, 81 INTR_RING_SZ_20KB libqdma_export.h, 81 INTR_RING_SZ_24KB libqdma_export.h, 81 INTR_RING_SZ_28KB libqdma_export.h, 81 INTR_RING_SZ_28KB libqdma_export.h, 81 INTR_RING_SZ_32KB libqdma_export.h, 81 INTR_RING_SZ_32KB libqdma_export.h, 81 INTR_RING_SZ_4KB	intr_id mbox_msg_qctxt, 16 qdma_descq, 29 intr_info_t, 9 intr_list, 10 intr_list_cnt, 10 msix_name, 10 intr_legacy_clear qdma_intr.h, 119 intr_legacy_init qdma_intr.h, 119 intr_legacy_setup qdma_intr.h, 119 intr_list intr_info_t, 10
INDIRECT_INTR_MODE libqdma_export.h, 81 INTR_RING_SZ_12KB libqdma_export.h, 81 INTR_RING_SZ_16KB libqdma_export.h, 81 INTR_RING_SZ_20KB libqdma_export.h, 81 INTR_RING_SZ_24KB libqdma_export.h, 81 INTR_RING_SZ_28KB libqdma_export.h, 81 INTR_RING_SZ_32KB libqdma_export.h, 81 INTR_RING_SZ_32KB libqdma_export.h, 81 INTR_RING_SZ_4KB libqdma_export.h, 81 INTR_RING_SZ_4KB libqdma_export.h, 81	intr_id mbox_msg_qctxt, 16 qdma_descq, 29 intr_info_t, 9 intr_list, 10 intr_list_cnt, 10 msix_name, 10 intr_legacy_clear qdma_intr.h, 119 intr_legacy_init qdma_intr.h, 119 intr_legacy_setup qdma_intr.h, 119 intr_list intr_list intr_list 29 intr_list 29
INDIRECT_INTR_MODE libqdma_export.h, 81 INTR_RING_SZ_12KB libqdma_export.h, 81 INTR_RING_SZ_16KB libqdma_export.h, 81 INTR_RING_SZ_20KB libqdma_export.h, 81 INTR_RING_SZ_24KB libqdma_export.h, 81 INTR_RING_SZ_28KB libqdma_export.h, 81 INTR_RING_SZ_32KB libqdma_export.h, 81 INTR_RING_SZ_32KB libqdma_export.h, 81 INTR_RING_SZ_4KB libqdma_export.h, 81 INTR_RING_SZ_4KB libqdma_export.h, 81 INTR_RING_SZ_4KB	intr_id mbox_msg_qctxt, 16 qdma_descq, 29 intr_info_t, 9 intr_list, 10 intr_list_cnt, 10 msix_name, 10 intr_legacy_clear qdma_intr.h, 119 intr_legacy_init qdma_intr.h, 119 intr_legacy_setup qdma_intr.h, 119 intr_list intr_list intr_info_t, 10 qdma_descq, 29 intr_list_cnt
INDIRECT_INTR_MODE libqdma_export.h, 81 INTR_RING_SZ_12KB libqdma_export.h, 81 INTR_RING_SZ_16KB libqdma_export.h, 81 INTR_RING_SZ_20KB libqdma_export.h, 81 INTR_RING_SZ_24KB libqdma_export.h, 81 INTR_RING_SZ_28KB libqdma_export.h, 81 INTR_RING_SZ_32KB libqdma_export.h, 81 INTR_RING_SZ_32KB libqdma_export.h, 81 INTR_RING_SZ_4KB libqdma_export.h, 81 INTR_RING_SZ_4KB libqdma_export.h, 81 INTR_RING_SZ_8KB libqdma_export.h, 81 INTR_RING_SZ_8KB libqdma_export.h, 81	intr_id mbox_msg_qctxt, 16 qdma_descq, 29 intr_info_t, 9 intr_list, 10 intr_list_cnt, 10 msix_name, 10 intr_legacy_clear qdma_intr.h, 119 intr_legacy_init qdma_intr.h, 119 intr_legacy_setup qdma_intr.h, 119 intr_list intr_info_t, 10 qdma_descq, 29 intr_list_cnt intr_info_t, 10
INDIRECT_INTR_MODE libqdma_export.h, 81 INTR_RING_SZ_12KB libqdma_export.h, 81 INTR_RING_SZ_16KB libqdma_export.h, 81 INTR_RING_SZ_20KB libqdma_export.h, 81 INTR_RING_SZ_24KB libqdma_export.h, 81 INTR_RING_SZ_28KB libqdma_export.h, 81 INTR_RING_SZ_32KB libqdma_export.h, 81 INTR_RING_SZ_32KB libqdma_export.h, 81 INTR_RING_SZ_4KB libqdma_export.h, 81 INTR_RING_SZ_4KB libqdma_export.h, 81 INTR_RING_SZ_8KB libqdma_export.h, 81 INTR_RING_SZ_8KB libqdma_export.h, 81 INTR_RING_SZ_8KB	intr_id mbox_msg_qctxt, 16 qdma_descq, 29 intr_info_t, 9 intr_list, 10 intr_list_cnt, 10 msix_name, 10 intr_legacy_clear qdma_intr.h, 119 intr_legacy_init qdma_intr.h, 119 intr_legacy_setup qdma_intr.h, 119 intr_list intr_info_t, 10 qdma_descq, 29 intr_list_cnt intr_info_t, 10 intr_ring_base
INDIRECT_INTR_MODE libqdma_export.h, 81 INTR_RING_SZ_12KB libqdma_export.h, 81 INTR_RING_SZ_16KB libqdma_export.h, 81 INTR_RING_SZ_20KB libqdma_export.h, 81 INTR_RING_SZ_24KB libqdma_export.h, 81 INTR_RING_SZ_28KB libqdma_export.h, 81 INTR_RING_SZ_32KB libqdma_export.h, 81 INTR_RING_SZ_32KB libqdma_export.h, 81 INTR_RING_SZ_4KB libqdma_export.h, 81 INTR_RING_SZ_4KB libqdma_export.h, 81 INTR_RING_SZ_8KB libqdma_export.h, 81 INTR_RING_SZ_8KB libqdma_export.h, 81 INTR_RING_SZ_8KB libqdma_export.h, 81 INTR_TYPE_DATA xdev.h, 152	intr_id mbox_msg_qctxt, 16 qdma_descq, 29 intr_info_t, 9 intr_list, 10 intr_list_cnt, 10 msix_name, 10 intr_legacy_clear qdma_intr.h, 119 intr_legacy_init qdma_intr.h, 119 intr_legacy_setup qdma_intr.h, 119 intr_list intr_info_t, 10 qdma_descq, 29 intr_list_cnt intr_info_t, 10 intr_ring_base intr_coal_conf, 9
INDIRECT_INTR_MODE libqdma_export.h, 81 INTR_RING_SZ_12KB libqdma_export.h, 81 INTR_RING_SZ_16KB libqdma_export.h, 81 INTR_RING_SZ_20KB libqdma_export.h, 81 INTR_RING_SZ_24KB libqdma_export.h, 81 INTR_RING_SZ_24KB libqdma_export.h, 81 INTR_RING_SZ_28KB libqdma_export.h, 81 INTR_RING_SZ_32KB libqdma_export.h, 81 INTR_RING_SZ_4KB libqdma_export.h, 81 INTR_RING_SZ_4KB libqdma_export.h, 81 INTR_RING_SZ_8KB libqdma_export.h, 81 INTR_RING_SZ_8KB libqdma_export.h, 81 INTR_TYPE_DATA xdev.h, 152 INTR_TYPE_ERROR	intr_id mbox_msg_qctxt, 16 qdma_descq, 29 intr_info_t, 9 intr_list, 10 intr_list_cnt, 10 msix_name, 10 intr_legacy_clear qdma_intr.h, 119 intr_legacy_init qdma_intr.h, 119 intr_legacy_setup qdma_intr.h, 119 intr_list intr_info_t, 10 qdma_descq, 29 intr_list_cnt intr_info_t, 10 intr_ring_base intr_coal_conf, 9 intr_ring_setup
INDIRECT_INTR_MODE libqdma_export.h, 81 INTR_RING_SZ_12KB libqdma_export.h, 81 INTR_RING_SZ_16KB libqdma_export.h, 81 INTR_RING_SZ_20KB libqdma_export.h, 81 INTR_RING_SZ_24KB libqdma_export.h, 81 INTR_RING_SZ_28KB libqdma_export.h, 81 INTR_RING_SZ_32KB libqdma_export.h, 81 INTR_RING_SZ_32KB libqdma_export.h, 81 INTR_RING_SZ_4KB libqdma_export.h, 81 INTR_RING_SZ_4KB libqdma_export.h, 81 INTR_RING_SZ_8KB libqdma_export.h, 81 INTR_RING_SZ_8KB libqdma_export.h, 81 INTR_TYPE_DATA xdev.h, 152 INTR_TYPE_ERROR xdev.h, 152	intr_id mbox_msg_qctxt, 16 qdma_descq, 29 intr_info_t, 9 intr_list, 10 intr_list_cnt, 10 msix_name, 10 intr_legacy_clear qdma_intr.h, 119 intr_legacy_init qdma_intr.h, 119 intr_legacy_setup qdma_intr.h, 119 intr_list intr_info_t, 10 qdma_descq, 29 intr_list_cnt intr_info_t, 10 intr_ring_base intr_coal_conf, 9 intr_ring_setup qdma_intr.h, 119
INDIRECT_INTR_MODE libqdma_export.h, 81 INTR_RING_SZ_12KB libqdma_export.h, 81 INTR_RING_SZ_16KB libqdma_export.h, 81 INTR_RING_SZ_20KB libqdma_export.h, 81 INTR_RING_SZ_24KB libqdma_export.h, 81 INTR_RING_SZ_28KB libqdma_export.h, 81 INTR_RING_SZ_32KB libqdma_export.h, 81 INTR_RING_SZ_32KB libqdma_export.h, 81 INTR_RING_SZ_4KB libqdma_export.h, 81 INTR_RING_SZ_4KB libqdma_export.h, 81 INTR_RING_SZ_8KB libqdma_export.h, 81 INTR_TYPE_DATA xdev.h, 152 INTR_TYPE_ERROR xdev.h, 152 INTR_TYPE_MAX	intr_id mbox_msg_qctxt, 16 qdma_descq, 29 intr_info_t, 9 intr_list, 10 intr_list_cnt, 10 msix_name, 10 intr_legacy_clear qdma_intr.h, 119 intr_legacy_init qdma_intr.h, 119 intr_legacy_setup qdma_intr.h, 119 intr_list intr_info_t, 10 qdma_descq, 29 intr_list_cnt intr_info_t, 10 intr_ring_base intr_coal_conf, 9 intr_ring_setup qdma_intr.h, 119 intr_ring_size_sel
INDIRECT_INTR_MODE libqdma_export.h, 81 INTR_RING_SZ_12KB libqdma_export.h, 81 INTR_RING_SZ_16KB libqdma_export.h, 81 INTR_RING_SZ_20KB libqdma_export.h, 81 INTR_RING_SZ_24KB libqdma_export.h, 81 INTR_RING_SZ_28KB libqdma_export.h, 81 INTR_RING_SZ_32KB libqdma_export.h, 81 INTR_RING_SZ_32KB libqdma_export.h, 81 INTR_RING_SZ_4KB libqdma_export.h, 81 INTR_RING_SZ_4KB libqdma_export.h, 81 INTR_RING_SZ_8KB libqdma_export.h, 81 INTR_TYPE_DATA xdev.h, 152 INTR_TYPE_ERROR xdev.h, 152 INTR_TYPE_MAX xdev.h, 152	intr_id mbox_msg_qctxt, 16 qdma_descq, 29 intr_info_t, 9 intr_list, 10 intr_list_cnt, 10 msix_name, 10 intr_legacy_clear qdma_intr.h, 119 intr_legacy_init qdma_intr.h, 119 intr_legacy_setup qdma_intr.h, 119 intr_list intr_info_t, 10 qdma_descq, 29 intr_list_cnt intr_info_t, 10 intr_ring_base intr_coal_conf, 9 intr_ring_setup qdma_intr.h, 119 intr_ring_size_sel libqdma_export.h, 81
INDIRECT_INTR_MODE libqdma_export.h, 81 INTR_RING_SZ_12KB libqdma_export.h, 81 INTR_RING_SZ_16KB libqdma_export.h, 81 INTR_RING_SZ_20KB libqdma_export.h, 81 INTR_RING_SZ_24KB libqdma_export.h, 81 INTR_RING_SZ_28KB libqdma_export.h, 81 INTR_RING_SZ_32KB libqdma_export.h, 81 INTR_RING_SZ_32KB libqdma_export.h, 81 INTR_RING_SZ_4KB libqdma_export.h, 81 INTR_RING_SZ_4KB libqdma_export.h, 81 INTR_RING_SZ_8KB libqdma_export.h, 81 INTR_TYPE_DATA xdev.h, 152 INTR_TYPE_ERROR xdev.h, 152 INTR_TYPE_MAX xdev.h, 152 INTR_TYPE_MAX xdev.h, 152 INTR_TYPE_USER	intr_id mbox_msg_qctxt, 16 qdma_descq, 29 intr_info_t, 9 intr_list, 10 intr_list_cnt, 10 msix_name, 10 intr_legacy_clear qdma_intr.h, 119 intr_legacy_init qdma_intr.h, 119 intr_legacy_setup qdma_intr.h, 119 intr_list intr_info_t, 10 qdma_descq, 29 intr_list_cnt intr_info_t, 10 intr_ring_base intr_coal_conf, 9 intr_ring_setup qdma_intr.h, 119 intr_ring_size_sel libqdma_export.h, 81 intr_ring_teardown
INDIRECT_INTR_MODE libqdma_export.h, 81 INTR_RING_SZ_12KB libqdma_export.h, 81 INTR_RING_SZ_16KB libqdma_export.h, 81 INTR_RING_SZ_20KB libqdma_export.h, 81 INTR_RING_SZ_24KB libqdma_export.h, 81 INTR_RING_SZ_28KB libqdma_export.h, 81 INTR_RING_SZ_32KB libqdma_export.h, 81 INTR_RING_SZ_4KB libqdma_export.h, 81 INTR_RING_SZ_4KB libqdma_export.h, 81 INTR_RING_SZ_8KB libqdma_export.h, 81 INTR_RING_SZ_8KB libqdma_export.h, 81 INTR_TYPE_DATA xdev.h, 152 INTR_TYPE_ERROR xdev.h, 152 INTR_TYPE_MAX xdev.h, 152 INTR_TYPE_USER xdev.h, 152	intr_id mbox_msg_qctxt, 16 qdma_descq, 29 intr_info_t, 9 intr_list, 10 intr_list_cnt, 10 msix_name, 10 intr_legacy_clear qdma_intr.h, 119 intr_legacy_init qdma_intr.h, 119 intr_legacy_setup qdma_intr.h, 119 intr_list intr_info_t, 10 qdma_descq, 29 intr_list_cnt intr_info_t, 10 intr_ring_base intr_coal_conf, 9 intr_ring_setup qdma_intr.h, 119 intr_ring_size_sel libqdma_export.h, 81 intr_ring_teardown qdma_intr.h, 118
INDIRECT_INTR_MODE libqdma_export.h, 81 INTR_RING_SZ_12KB libqdma_export.h, 81 INTR_RING_SZ_16KB libqdma_export.h, 81 INTR_RING_SZ_20KB libqdma_export.h, 81 INTR_RING_SZ_24KB libqdma_export.h, 81 INTR_RING_SZ_28KB libqdma_export.h, 81 INTR_RING_SZ_32KB libqdma_export.h, 81 INTR_RING_SZ_4KB libqdma_export.h, 81 INTR_RING_SZ_4KB libqdma_export.h, 81 INTR_RING_SZ_8KB libqdma_export.h, 81 INTR_RING_SZ_8KB libqdma_export.h, 81 INTR_TYPE_DATA xdev.h, 152 INTR_TYPE_ERROR xdev.h, 152 INTR_TYPE_USER xdev.h, 152 INTR_TYPE_USER xdev.h, 152 INTR_TYPE_USER xdev.h, 152 INTR_TYPE_USER xdev.h, 152 Id	intr_id mbox_msg_qctxt, 16 qdma_descq, 29 intr_info_t, 9 intr_list, 10 intr_list_cnt, 10 msix_name, 10 intr_legacy_clear qdma_intr.h, 119 intr_legacy_setup qdma_intr.h, 119 intr_list intr_info_t, 10 qdma_descq, 29 intr_list_cnt intr_info_t, 10 intr_ring_base intr_coal_conf, 9 intr_ring_setup qdma_intr.h, 119 intr_ring_setup qdma_intr.h, 119 intr_ring_setup qdma_intr.h, 119 intr_ring_setup qdma_intr.h, 119 intr_ring_teardown qdma_intr.h, 118 intr_rng_num_entries
INDIRECT_INTR_MODE libqdma_export.h, 81 INTR_RING_SZ_12KB libqdma_export.h, 81 INTR_RING_SZ_16KB libqdma_export.h, 81 INTR_RING_SZ_20KB libqdma_export.h, 81 INTR_RING_SZ_24KB libqdma_export.h, 81 INTR_RING_SZ_28KB libqdma_export.h, 81 INTR_RING_SZ_32KB libqdma_export.h, 81 INTR_RING_SZ_4KB libqdma_export.h, 81 INTR_RING_SZ_4KB libqdma_export.h, 81 INTR_RING_SZ_8KB libqdma_export.h, 81 INTR_RING_SZ_8KB libqdma_export.h, 81 INTR_TYPE_DATA xdev.h, 152 INTR_TYPE_ERROR xdev.h, 152 INTR_TYPE_MAX xdev.h, 152 INTR_TYPE_USER xdev.h, 152	intr_id mbox_msg_qctxt, 16 qdma_descq, 29 intr_info_t, 9 intr_list, 10 intr_list_cnt, 10 msix_name, 10 intr_legacy_clear qdma_intr.h, 119 intr_legacy_init qdma_intr.h, 119 intr_legacy_setup qdma_intr.h, 119 intr_list intr_info_t, 10 qdma_descq, 29 intr_list_cnt intr_info_t, 10 intr_ring_base intr_coal_conf, 9 intr_ring_setup qdma_intr.h, 119 intr_ring_size_sel libqdma_export.h, 81 intr_ring_teardown qdma_intr.h, 118

qdma_dev_conf, 35	qdma_set_cnt_thresh, 76
intr_satus	qdma_set_glbl_rng_sz, 75
qdma_intr_ring, 41	qdma_set_intr_rngsz, 73
intr_setup	qdma_set_qmax, 72
qdma_intr.h, 118	qdma_set_timer_cnt, 75
intr_teardown	SHIFT_DEC_PCI_BUS, 72
qdma_intr.h, 118	SHIFT_DEC_PCI_DEV, 72
intr_type	STM_BAR, 70
intr_vec_map_type, 10	TOTAL_PF_QS, 71
qdma_intr_ring, 41	TOTAL_QDMA_QS, 71
intr_type_list	TOTAL_VF_QS, 71
xdev.h, 152	libqdma_exit
intr_vec_index	libqdma_export.h, 83
intr_vec_map_type, 10	libqdma_export.h, 77
intr_vec_map_type, 10	AUTO_MODE, 81
intr_handler, 10	CMPT_DESC_SZ_16B, 82
intr_type, 10	CMPT DESC SZ 32B, 82
intr_vec_index, 10	CMPT_DESC_SZ_64B, 82
intr_work	CMPT_DESC_SZ_8B, 82
qdma_intr.h, 120	cmpt_desc_sz_t, 82
intr_work_cpu	DESC_SZ_16B, 82
qdma_descq, 28	DESC SZ 32B, 82
io_batch_cnt	DESC SZ 64B, 82
qdma_descq, 30	DESC_SZ_8B, 82
irq_en	DEVICE_VERSION_INFO_STR_LENGTH, 80
qdma_queue_conf, 49	DIRECT INTR MODE, 81
isr_top_q_en	desc_sz_t, 82
qdma_dev_conf, 35	INDIRECT_INTR_MODE, 81
	INTR_RING_SZ_12KB, 81
left	INTR_RING_SZ_16KB, 81
qdma_sgt_req_cb, 57	INTR_RING_SZ_20KB, 81
legacy_intr_q_list	INTR_RING_SZ_24KB, 81
qdma_descq, 29	INTR_RING_SZ_24RB, 81
len	:
qdma_h2c_desc, 40	INTR_RING_SZ_32KB, 81
qdma_io_cb, 42	INTR_RING_SZ_4KB, 81
qdma_sw_sg, 59	INTR_RING_SZ_8KB, 81
libqdma_config.h, 69	intr_ring_size_sel, 81
MAX_DMA_DEV, 71	libqdma_exit, 83
MAX_QS_PER_PF, 71	libqdma_init, 82
PCI_SHIFT_BUS, 71	POLL_MODE, 81
PCI_SHIFT_DEV, 72	QDMA_DEV_NAME_MAXLEN, 79
QDMA_CONFIG_BAR, 70	QDMA_ERR_DESCQ_FULL, 81
QDMA_DEV_MSIX_VEC_MAX, 72	QDMA_ERR_DESCQ_IDX_ALREADY_ADDED,
QDMA_INTR_COAL_RING_SIZE, 72	81
QDMA_NUM_DATA_VEC_FOR_INTR_CXT, 72	QDMA_ERR_DESCQ_SETUP_FAILED, 81
QDMA_PF_MAX, 71	QDMA_ERR_INTERFACE_NOT_ENABLED_IN
QDMA_Q_PER_PF_MAX, 71	_DEVICE, 81
QDMA_Q_PER_VF_MAX, 71	QDMA_ERR_INVALID_DESCQ_STATE, 81
QDMA_VF_MAX, 71	QDMA_ERR_INVALID_DIRECTION, 81
qdma_get_buf_sz, 74	QDMA_ERR_INVALID_INPUT_PARAM, 81
qdma_get_cmpl_status_acc, 74	QDMA_ERR_INVALID_PCI_DEV, 81
qdma_get_cnt_thresh, 76	QDMA_ERR_INVALID_QDMA_DEVICE, 81
qdma_get_glbl_rng_sz, 75	QDMA_ERR_INVALID_QIDX, 81
qdma_get_intr_rngsz, 73	QDMA_ERR_OUT_OF_MEMORY, 81
qdma_get_qmax, 73	QDMA_ERR_PCI_DEVICE_ALREADY_ATTAC↔
qdma_get_timer_cnt, 76	HED, 81
qdma_set_buf_sz, 74	QDMA_ERR_PCI_DEVICE_ENABLE_FAILED, 81
qdma_set_cmpl_status_acc, 73	QDMA_ERR_PCI_DEVICE_INIT_FAILED, 81

QDMA_ERR_PCI_DEVICE_NOT_FOUND, 81	qdma_software_version_info, 88
QDMA_ERR_QUEUE_ALREADY_CONFIGUR↔	TRIG_MODE_ANY, 82
ED, 81	TRIG_MODE_COMBO, 82
QDMA_FUNC_ID_INVALID, 79	TRIG_MODE_COUNTER, 82
QDMA_GLOBAL_CSR_ARRAY_SZ, 80	TRIG_MODE_DISABLE, 82
QDMA_OPERATION_SUCCESSFUL, 81	TRIG_MODE_TIMER, 82
QDMA_QUEUE_IDX_INVALID, 80	TRIG_MODE_USER, 82
QDMA_QUEUE_NAME_MAXLEN, 80	tigger_mode_t, 82 libqdma_init
QDMA_QUEUE_VEC_INVALID, 80	libqdma_export.h, 82
QDMA_REQ_OPAQUE_SIZE, 80	list
QDMA_UDD_MAXLEN, 80 QMAX_CFG_INITIAL, 82	mbox msg, 11
QMAX_CFG_INTIAL, 82 QMAX_CFG_UNCONFIGURED, 82	qdma_sgt_req_cb, 57
QMAX_CFG_USER, 82	list head
qdma_batch_request_submit, 93	free_entry, 6
qdma_descq_get_cmpt_udd, 96	qconf_entry, 17
qdma_dev_qmax_state, 81	qdma_cdev, 22
qdma_device_clear_stats, 85	xlnx_dma_dev, 61
qdma_device_close, 83	xlnx_pci_dev, 64
qdma_device_flr_quirk_check, 84	list_lock
qdma_device_flr_quirk_set, 84	qdma_mbox, 46
qdma_device_get_config, 85	lock
qdma_device_get_mmc2h_pkts, 86	qdma_cdev_cb, 23
qdma_device_get_mmh2c_pkts, 85	qdma_descq, 28
qdma_device_get_stc2h_pkts, 86	qdma_dev, 33
qdma_device_get_sth2c_pkts, 86	qdma_kthread, 43
qdma_device_offline, 83	qdma_mbox, 45
qdma_device_online, 84	xlnx_dma_dev, 61
qdma_device_open, 83	lock_descq
qdma_device_read_config_register, 87	qdma_descq.h, 105
qdma_device_set_cfg_state, 87	lock_thread
qdma_device_set_config, 86	thread.h, 147
qdma_device_sriov_config, 87	M MDOY EN CMD DOV
qdma_device_version_info, 88	M_MBOX_FN_CMD_RCV qdma_mbox.h, 125
qdma device write config register, 88	M_MBOX_FN_CMD_SND
qdma drv mode, 81	qdma_mbox.h, 125
qdma_error_codes, 81	M_MBOX_FN_CMD_VF_RESET
qdma_global_csr_get, 88	qdma_mbox.h, 126
qdma_global_csr_set, 89	M_MBOX_FN_STATUS_ACK
qdma_intr_ring_dump, 96	qdma mbox.h, 124
qdma_queue_add, 89	M_MBOX_FN_STATUS_IN_MSG
qdma_queue_avail_desc, 94	qdma mbox.h, 124
qdma_queue_c2h_peek, 94	M_MBOX_FN_STATUS_OUT_MSG
qdma_queue_cmpl_ctrl, 94	gdma mbox.h, 124
qdma_queue_dump, 92	M_MBOX_FN_STATUS_SRC
qdma_queue_dump_cmpt, 93	gdma_mbox.h, 124
qdma_queue_dump_desc, 92	M_MBOX_FN_TARGET_ID
qdma_queue_get_config, 91	qdma_mbox.h, 126
qdma_queue_list, 92	M MBOX ISR EN
qdma_queue_packet_read, 95	qdma_mbox.h, 127
qdma_queue_packet_write, 95	M MBOX ISR VEC
qdma_queue_prog_stm, 91	qdma_mbox.h, 126
qdma_queue_reconfig, 89	MAX_DMA_DEV
qdma_queue_remove, 91	libqdma_config.h, 71
qdma_queue_service, 95	MAX_QFLAGS
qdma_queue_start, 90	qdma_nl.h, 140
qdma_queue_stop, 90	MAX_QS_PER_PF
qdma_request_submit, 93	libqdma_config.h, 71

MBOX_BASE	MBOX_OP_QCTXT_WRT_RESP
qdma_mbox.h, 123	qdma_mbox.h, 128
MBOX_FN_CMD	MBOX_OP_QCTXT_WRT
qdma mbox.h, 125	qdma mbox.h, 128
MBOX FN STATUS MASK	MBOX OUT MSG BASE
qdma_mbox.h, 125	qdma_mbox.h, 127
MBOX FN STATUS	MBOX_PF_ACK_BASE
qdma_mbox.h, 123	qdma_mbox.h, 127
MBOX FN TARGET	MBOX_PF_ACK_COUNT
gdma mbox.h, 126	qdma_mbox.h, 127
MBOX IN MSG BASE	MBOX PF ACK STEP
qdma_mbox.h, 127	qdma_mbox.h, 127
MBOX_ISR_EN	MODULE DEVICE TABLE
qdma_mbox.h, 127	pci_ids.h, 98
• —	• —
MBOX_ISR_VEC	mapping_err
qdma_mbox.h, 126	qdma_flq, 38
MBOX_MSG_OP_PF_MASK	master_pf
qdma_mbox.h, 128	qdma_dev_conf, 35
MBOX_MSG_REG_MAX	mbox
qdma_mbox.h, 128	xlnx_dma_dev, 63
MBOX_MSG_STEP	mbox_msg, 11
qdma_mbox.h, 127	csr, 12
MBOX_OP_BYE	fmap, 12
qdma_mbox.h, 128	hdr, 11
MBOX_OP_CSR_RESP	intr_ctxt, 12
qdma_mbox.h, 128	list, 11
MBOX_OP_CSR	qctxt, 12
qdma_mbox.h, 128	raw, 12
MBOX_OP_FMAP_RESP	waitq, 11
qdma_mbox.h, 128	mbox_msg_csr, 12
MBOX OP FMAP	hdr, 13
qdma_mbox.h, 128	mbox_msg_fmap, 13
MBOX_OP_HELLO_RESP	hdr, 13
qdma_mbox.h, 128	qbase, 13
MBOX OP HELLO	qmax, 13
qdma_mbox.h, 128	mbox msg hdr, 14
MBOX_OP_INTR_CTXT_RESP	dst, 14
qdma mbox.h, 128	src, 14
MBOX_OP_INTR_CTXT	status, 14
qdma_mbox.h, 128	mbox_msg_intr_ctxt, 14
MBOX OP MAX	clear, 15
qdma_mbox.h, 128	filler, 15
MBOX_OP_QCONF_RESP	hdr, 15
qdma_mbox.h, 128	num_rings, 15
MBOX_OP_QCONF	ring_index_list, 15
qdma_mbox.h, 128	vec_base, 15
MBUA UD ULIAI LIB BEED	
MBOX_OP_QCTXT_CLR_RESP	w, 15
qdma_mbox.h, 128	mbox_msg_op
qdma_mbox.h, 128 MBOX_OP_QCTXT_CLR	mbox_msg_op qdma_mbox.h, 128
qdma_mbox.h, 128 MBOX_OP_QCTXT_CLR qdma_mbox.h, 128	mbox_msg_op qdma_mbox.h, 128 mbox_msg_qctxt, 15
qdma_mbox.h, 128 MBOX_OP_QCTXT_CLR qdma_mbox.h, 128 MBOX_OP_QCTXT_INV_RESP	mbox_msg_op qdma_mbox.h, 128 mbox_msg_qctxt, 15 c2h, 16
qdma_mbox.h, 128 MBOX_OP_QCTXT_CLR qdma_mbox.h, 128 MBOX_OP_QCTXT_INV_RESP qdma_mbox.h, 128	mbox_msg_op qdma_mbox.h, 128 mbox_msg_qctxt, 15 c2h, 16 clear, 16
qdma_mbox.h, 128 MBOX_OP_QCTXT_CLR qdma_mbox.h, 128 MBOX_OP_QCTXT_INV_RESP qdma_mbox.h, 128 MBOX_OP_QCTXT_INV	mbox_msg_op qdma_mbox.h, 128 mbox_msg_qctxt, 15 c2h, 16 clear, 16 context, 17
qdma_mbox.h, 128 MBOX_OP_QCTXT_CLR qdma_mbox.h, 128 MBOX_OP_QCTXT_INV_RESP qdma_mbox.h, 128	mbox_msg_op qdma_mbox.h, 128 mbox_msg_qctxt, 15 c2h, 16 clear, 16
qdma_mbox.h, 128 MBOX_OP_QCTXT_CLR qdma_mbox.h, 128 MBOX_OP_QCTXT_INV_RESP qdma_mbox.h, 128 MBOX_OP_QCTXT_INV	mbox_msg_op qdma_mbox.h, 128 mbox_msg_qctxt, 15 c2h, 16 clear, 16 context, 17
qdma_mbox.h, 128 MBOX_OP_QCTXT_CLR qdma_mbox.h, 128 MBOX_OP_QCTXT_INV_RESP qdma_mbox.h, 128 MBOX_OP_QCTXT_INV qdma_mbox.h, 128 MBOX_OP_QCTXT_RD_RESP qdma_mbox.h, 128	mbox_msg_op qdma_mbox.h, 128 mbox_msg_qctxt, 15 c2h, 16 clear, 16 context, 17 hdr, 16
qdma_mbox.h, 128 MBOX_OP_QCTXT_CLR qdma_mbox.h, 128 MBOX_OP_QCTXT_INV_RESP qdma_mbox.h, 128 MBOX_OP_QCTXT_INV qdma_mbox.h, 128 MBOX_OP_QCTXT_INV RBOX_OP_QCTXT_RD_RESP	mbox_msg_op qdma_mbox.h, 128 mbox_msg_qctxt, 15 c2h, 16 clear, 16 context, 17 hdr, 16 intr_en, 16
qdma_mbox.h, 128 MBOX_OP_QCTXT_CLR qdma_mbox.h, 128 MBOX_OP_QCTXT_INV_RESP qdma_mbox.h, 128 MBOX_OP_QCTXT_INV qdma_mbox.h, 128 MBOX_OP_QCTXT_RD_RESP qdma_mbox.h, 128	mbox_msg_op qdma_mbox.h, 128 mbox_msg_qctxt, 15 c2h, 16 clear, 16 context, 17 hdr, 16 intr_en, 16 intr_id, 16

verify, 16	qdma_descq, 29
minor	pend_list_empty
qdma_cdev, 22	qdma_descq, 29
mm_mode_en	pend_list_wq
xlnx_dma_dev, 61	qdma_descq, 29
mod_name	pend_req_desc
xlnx_dma_dev, 61	qdma_descq, 30
msix	pf_count
xlnx_dma_dev, 62	xlnx_dma_dev, 62
msix_name	pf_list
intr_info_t, 10	qconf_entry_head, 19
msix_qvec_max	pf_qmax
qdma_dev_conf, 35	qconf_entry_head, 19
	pfetch_bypass
name	qdma_queue_conf, 51
qdma_cdev, 23	pfetch_en
qdma_dev_conf, 36	qdma_queue_conf, 50
qdma_kthread, 43	pg
qdma_queue_conf, 52	qdma_sw_sg, 58
next	pg_order
qdma_sdesc_info, 55	qdma_flq, 38
qdma_sw_sg, 58	pg_shift
next_qbase	qdma_flq, 38
free_entry, 6	pidx
nl.h, 97	qdma_c2h_cmpt_cmpl_status, 20
xnl_respond_buffer, 97	qdma_desc_cmpl_status, 26
nl_task_wq	qdma_descq, 30
xlnx_pci_dev, 65	qdma_flq, 39
num_rings	qdma_intr_ring, 41
mbox_msg_intr_ctxt, 15	pidx_cmpt
num_vecs	qdma_descq, 31
xlnx_dma_dev, 62	pidx_pend
	qdma_flq, 39
offset	pipe
qdma_sgt_req_cb, 57	qdma_queue_conf, 49
qdma_sw_sg, 59	pipe_flow_id
opaque	qdma_queue_conf, 52
qdma_request, 54	pipe_gl_max
501 5111 11	qdma queue conf, 52
PCI_DMA_H	pipe_slr_id
xdev.h, 151	qdma queue conf, 52
PCI_DMA_L	. –. –
xdev.h, 151	pipe_stm_max_pkt_size xlnx_dma_dev, 63
PCI_SHIFT_BUS	
libqdma_config.h, 71	pipe_tdest
PCI_SHIFT_DEV	qdma_queue_conf, 52
libqdma_config.h, 72	pkt_cnt
POLL_MODE	qdma_descq, 31
libqdma_export.h, 81	qdma_flq, 38
pages	pkt_dlen
qdma_io_cb, 42	qdma_descq, 31
pages_nr	qdma_flq, 38
qdma_io_cb, 42	pld_len
pci_ids.h, 97	qdma_h2c_desc, 40
MODULE_DEVICE_TABLE, 98	port_id
pdev	qdma_queue_conf, 51
qdma_dev_conf, 34	pr_debug_thread
xlnx_pci_dev, 64	thread.h, 148
pend_list	prefetch

hw_descq_context, 8	QDMA_ERR_PCI_DEVICE_ENABLE_FAILED
proc_req_running	libqdma_export.h, 81
qdma_descq, 28	QDMA_ERR_PCI_DEVICE_INIT_FAILED
	libqdma_export.h, 81
Q_STATE_ENABLED	QDMA_ERR_PCI_DEVICE_NOT_FOUND
qdma_descq.h, 105	libqdma_export.h, 81
Q_STATE_ONLINE	QDMA_ERR_QUEUE_ALREADY_CONFIGURED
qdma_descq.h, 105	libqdma_export.h, 81
q_state	QDMA_FUNC_ID_INVALID
qdma_descq, 28	libqdma_export.h, 79
q_state_t	QDMA_GLOBAL_CSR_ARRAY_SZ
qdma_descq.h, 105	libqdma_export.h, 80
QDMA_BAR_NUM	QDMA_INTR_COAL_RING_SIZE
xdev.h, 151	libqdma config.h, 72
QDMA_CDEV_CLASS_NAME	QDMA_MAX_BAR_LEN_MAPPED
cdev.h, 68	xdev.h, 151
QDMA_CONFIG_BAR	QDMA_MAX_INT_RING_ENTRIES
libqdma_config.h, 70	qdma_nl.h, 140
QDMA_CSR_TYPE_BUFSZ	QDMA MINOR MAX
qdma_device.h, 113	cdev.h, 68
QDMA_CSR_TYPE_CNT_TH	QDMA_NUM_DATA_VEC_FOR_INTR_CXT
qdma_device.h, 113	libqdma_config.h, 72
QDMA_CSR_TYPE_MAX	QDMA_OPERATION_SUCCESSFUL
qdma_device.h, 113	
QDMA_CSR_TYPE_TIMER_CNT	libqdma_export.h, 81
qdma_device.h, 113	QDMA_PF_MAX
QDMA_DESC_BLEN_BITS	libqdma_config.h, 71
xdev.h, 151	QDMA_Q_PER_PF_MAX
QDMA_DESC_BLEN_MAX	libqdma_config.h, 71
xdev.h, 151	QDMA_Q_PER_VF_MAX
QDMA_DEV_MSIX_VEC_MAX	libqdma_config.h, 71
libqdma_config.h, 72	QDMA_QUEUE_IDX_INVALID
QDMA DEV NAME MAXLEN	libqdma_export.h, 80
libqdma_export.h, 79	QDMA_QUEUE_NAME_MAXLEN
QDMA_ERR_DESCQ_FULL	libqdma_export.h, 80
libqdma_export.h, 81	QDMA_QUEUE_VEC_INVALID
QDMA ERR DESCQ IDX ALREADY ADDED	libqdma_export.h, 80
libqdma_export.h, 81	QDMA_REQ_OPAQUE_SIZE
QDMA_ERR_DESCQ_SETUP_FAILED	libqdma_export.h, 80
libqdma_export.h, 81	QDMA_UDD_MAXLEN
QDMA ERR INTERFACE NOT ENABLED IN DE↔	libqdma_export.h, 80
VICE	QDMA_VF_MAX
libqdma_export.h, 81	libqdma_config.h, 71
QDMA_ERR_INVALID_DESCQ_STATE	QMAX_CFG_INITIAL
libqdma_export.h, 81	libqdma_export.h, 82
QDMA_ERR_INVALID_DIRECTION	QMAX_CFG_UNCONFIGURED
libqdma_export.h, 81	libqdma_export.h, 82
QDMA ERR INVALID INPUT PARAM	QMAX CFG USER
libqdma_export.h, 81	libqdma_export.h, 82
QDMA_ERR_INVALID_PCI_DEV	gbase
libqdma_export.h, 81	mbox_msg_fmap, 13
QDMA_ERR_INVALID_QDMA_DEVICE	qconf_entry, 17
libqdma_export.h, 81	qdma_dev, 33
QDMA_ERR_INVALID_QIDX	qcnt_cfgd_free
libqdma_export.h, 81	qconf_entry_head, 19
QDMA_ERR_OUT_OF_MEMORY	qcnt_init_free
libqdma_export.h, 81	qconf_entry_head, 19
QDMA_ERR_PCI_DEVICE_ALREADY_ATTACHED	qconi_entry_neau, 19 qcnt_init_used
libqdma_export.h, 81	• — —
bqu a_expu :11, <mark>0 </mark>	qconf_entry_head, 19

qconf_entry, 17	cdev.h, 68
cfg_state, 18	qdma_cdev_device_init
func_id, 18	cdev.h, 69
idx, 17	qdma_cdev_init
list_head, 17	cdev.h, 69
qbase, 17	qdma_cmpl_ctrl, 24
qmax, 18	cmpl_en_intr, 25
type, 18	cnt_th_idx, 24
qconf_entry_head, 18	en_stat_desc, 25
pf_list, 19	timer_idx, 24
pf_qmax, 19	trigger_mode, 24
qcnt_cfgd_free, 19	qdma_compat.h, 98
qcnt_init_free, 19	qdma_wait_queue, 98
qcnt_init_used, 19	qdma_context.h, 98
vf_cnt, 19	qdma_descq_context_clear, 100
vf_free_list, 19	qdma_descq_context_program, 102
vf_list, 19	qdma_descq_context_read, 102
vf_qbase, 19	qdma_descq_context_setup, 100
vf_qmax, 19	qdma_descq_stm_clear, 100
qctxt	qdma_descq_stm_program, 103
mbox_msg, 12	qdma_descq_stm_read, 103
qdata	qdma_descq_stm_setup, 100
xlnx_pci_dev, 65	qdma_intr_context_read, 102
qdma_batch_request_submit	qdma_intr_context_setup, 99
libqdma_export.h, 93	qdma_prog_intr_context, 99
qdma_c2h_cmpt_cmpl_status, 20	qdma_csr_info, 25
cidx, 20	array, <mark>25</mark>
color_isr_status, 20	idx_bufsz, 25
pidx, 20	qdma_csr_read
qdma_c2h_desc, 20	qdma_device.h, 117
dst_addr, 21	qdma_csr_read_bufsz
qdma_cdev, 21	qdma_device.h, 116
c2h_qhndl, 22	qdma_csr_read_cmpl_status_acc
cdev, 22	qdma_device.h, 115
cdevno, 22	qdma_csr_read_cnt_thresh
dir_init, 22	qdma_device.h, 116
fp_close_extra, 22	qdma_csr_read_rngsz
fp_ioctl_extra, 23	qdma_device.h, 115
fp_open_extra, 22	qdma_csr_read_timer_cnt
fp_rw, 23	qdma_device.h, 116
h2c_qhndl, 22	qdma_desc_cmpl_status, 26
list_head, 22	cidx, 26
minor, 22	pidx, 26
name, 23	rsvd, 26
sys_device, 22	qdma_descq, 26
xcb, 22	avail, 30
qdma_cdev_cb, 23	channel, 28
cdev_major, 24	cidx, 30
cdev_minor_cnt, 24	cidx_cmpt, 31
lock, 23	cidx_cmpt_pend, 31
xpdev, 23	cmplthp, 29
qdma_cdev_cleanup	cmplthp_list, 29
cdev.h, 69	cmpt_entry_len, 31
qdma_cdev_create	color, 28
cdev.h, 68	conf, 28
qdma_cdev_destroy	
	cpu_assigned, 28
cdev.h, 68	credit, 30
cdev.h, 68 qdma_cdev_device_cleanup	

desc_bus, 30	unlock_descq, 105
desc_cmpl_status, 30	qdma_descq_alloc_resource
desc_cmpt, 32	qdma_descq.h, 108
desc_cmpt_bus, 32	qdma_descq_cleanup
desc_cmpt_cmpl_status, 32	qdma_descq.h, 107
desc_cmpt_cur, 32	qdma_descq_config
err, 28	qdma_descq.h, 107
fl_pg_order, 30	qdma_descq_config_complete
flq, 31	qdma_descq.h, 107
intr_id, 29	qdma_descq_context_cleanup
intr_list, 29	qdma_descq.h, 109
intr_work_cpu, 28	qdma_descq_context_clear
io_batch_cnt, 30	qdma_context.h, 100
legacy_intr_q_list, 29	qdma_descq_context_program
lock, 28	qdma_context.h, 102
pend_list, 29	qdma_descq_context_read
pend_list_empty, 29	qdma_context.h, 102
pend list wg, 29	qdma_descq_context_setup
pend_req_desc, 30	qdma_context.h, 100
pidx, 30	qdma_descq_dump
pidx_cmpt, 31	gdma descq.h, 109
pkt_cnt, 31	qdma_descq_dump_cmpt
pkt_dlen, 31	qdma_st_c2h.h, 143
proc_req_running, 28	qdma_descq_dump_desc
q_state, 28	qdma_descq.h, 110
qidx_hw, 28	qdma_descq_dump_state
rsvd, 31	qdma_descq.h, 110
total_cmpl_descs, 31	qdma_descq_free_resource
udd_cnt, 31	qdma_descq.h, 108
work, 29	qdma_descq_get_cmpt_udd
work_list, 29	libqdma_export.h, 96
xdev, 28	gdma descg init
qdma_descq.h, 104	qdma_descq.h, 106
descq_flq_free_resource, 112	qdma_descq_proc_sgt_request
incr_cmpl_desc_cnt, 111	qdma_descq.h, 111
intr_cidx_update, 110	qdma_descq_prog_hw
lock descq, 105	qdma_descq_preg_nw qdma_descq.h, 108
Q STATE ENABLED, 105	qdma_descq_prog_stm
Q_STATE_ONLINE, 105	qdma_descq.h, 108
q_state_t, 105	qdma_descq_rxq_read
qdma_descq_alloc_resource, 108	qdma_st_c2h.h, 143
qdma_descq_cleanup, 107	qdma_descq_service_cmpl_update
qdma_descq_config, 107	qdma_descq.h, 109
qdma_descq_config_complete, 107	qdma_descq_stm_clear
qdma_descq_context_cleanup, 109	qdma_descq_stri_clear
qdma_descq_context_cleanup, 109	qdma_context.n, roo qdma_descq_stm_program
qdma_descq_dump_desc, 110	. – – – -
	qdma_context.h, 103
qdma_descq_dump_state, 110	qdma_descq_stm_read
qdma_descq_free_resource, 108	qdma_context.h, 103
qdma_descq_init, 106	qdma_descq_stm_setup
qdma_descq_proc_sgt_request, 111	qdma_context.h, 100
qdma_descq_prog_hw, 108	qdma_dev, 32
qdma_descq_prog_stm, 108	c2h_descq, 33
qdma_descq_service_cmpl_update, 109	c2h_qcnt, 33
qdma_req_cb_get, 105	filler, 33
qdma_sgt_req_done, 111	h2c_descq, 33
sgl_map, 111	h2c_qcnt, 33
sgl_unmap, 112	init_qrange, 33

lock, 33	qdma_device_flr_quirk_set
qbase, 33	libqdma_export.h, 84
qmax, 33	qdma_device_get_config
qdma_dev_conf, 34	libqdma_export.h, 85
bar_num_bypass, 36	qdma_device_get_descq_by_hw_qid
bar_num_config, 36	qdma_device.h, 115
bar_num_stm, 36	qdma_device_get_descq_by_id
bar_num_user, 36	qdma_device.h, 114
bdf, 36	qdma_device_get_id_from_descq
cur_cfg_state, 36	qdma_device.h, 114
fp_q_isr_top_dev, 37	qdma_device_get_mmc2h_pkts
fp_user_isr_handler, 37	libqdma_export.h, 86
idx, 36	qdma_device_get_mmh2c_pkts
intr_rngsz, 35	libqdma_export.h, 85
isr_top_q_en, 35	qdma_device_get_stc2h_pkts
master_pf, 35	libqdma_export.h, 86
msix_qvec_max, 35	qdma_device_get_sth2c_pkts
name, 36	libqdma_export.h, 86
pdev, 34	qdma_device_init
qdma_drv_mode, 36	qdma_device.h, 113
qsets_base, 36	qdma_device_offline
qsets_max, 34	libqdma_export.h, 83
rsvd1, 35	qdma_device_online
rsvd2, 34	libqdma_export.h, 84
tm_mode_en, 37	qdma_device_open
tm_one_cdh_en, 37	libqdma_export.h, 83
uld, 35	qdma_device_prep_q_resource
vf_max, 35	qdma_device.h, 115
zerolen_dma, 35	qdma_device_read_bypass_register
qdma_dev_qmax_state	qdma_mod.h, 133
libqdma_export.h, 81	qdma_device_read_config_register
qdma_device.h, 112	libqdma_export.h, 87
csr_type, 113	qdma_device_read_user_register
QDMA_CSR_TYPE_BUFSZ, 113	qdma_mod.h, 132
QDMA_CSR_TYPE_CNT_TH, 113	qdma_device_set_cfg_state
QDMA_CSR_TYPE_MAX, 113	libqdma_export.h, 87
QDMA_CSR_TYPE_TIMER_CNT, 113	qdma_device_set_config
qdma_csr_read, 117	libqdma_export.h, 86
qdma_csr_read_bufsz, 116	qdma_device_sriov_config
qdma_csr_read_cmpl_status_acc, 115	libqdma_export.h, 87
qdma_csr_read_cnt_thresh, 116	qdma_device_version_info
qdma_csr_read_rngsz, 115	libqdma_export.h, 88
qdma_csr_read_timer_cnt, 116	qdma_device_write_bypass_register
qdma_device_cleanup, 114	qdma_mod.h, 133
qdma_device_get_descq_by_hw_qid, 115	qdma_device_write_config_register
qdma_device_get_descq_by_id, 114	libqdma_export.h, 88
qdma_device_get_id_from_descq, 114	qdma_device_write_user_register
qdma_device_init, 113	qdma_mod.h, 133
qdma_device_prep_q_resource, 115	qdma_drv_mode
xdev_2_qdev, 113	libqdma_export.h, 81
qdma_device_cleanup	qdma_dev_conf, 36
qdma_device.h, 114	qdma_enable_hw_err
qdma_device_clear_stats	qdma_intr.h, 120
libqdma_export.h, 85	qdma_err_idx
qdma_device_close	qdma_nl.h, 142
libqdma_export.h, 83	qdma_err_intr_setup
qdma_device_flr_quirk_check	qdma_intr.h, 120
libqdma_export.h, 84	qdma_error_codes

libqdma_export.h, 81	qdma_intr_ring, 40
qdma_flq, 37	cidx, 41
alloc_fail, 38	coal_color, 41
avail, 38	error, 41
cidx, 39	intr_satus, 41
desc, 38	intr_type, 41
mapping_err, 38	pidx, 41
pg_order, 38	qid, 41
pg_shift, 38	rsvd, 41
pidx, 39	s color, 41
pidx_pend, 39	qdma_intr_ring_dump
pkt_cnt, 38	libqdma_export.h, 96
pkt_dlen, 38	qdma_io_cb, 42
sdesc, 39	buf, 42
sdesc_info, 39	len, 42
size, 38	
	pages, 42
udd_cnt, 38	pages_nr, 42
qdma_get_buf_sz	req, 43
libqdma_config.h, 74	sgl, 42
qdma_get_cmpl_status_acc	qdma_kthread, 43
libqdma_config.h, 74	cpu, 44
qdma_get_cnt_thresh	fdone, 45
libqdma_config.h, 76	finit, 44
qdma_get_glbl_rng_sz	flag, 44
libqdma_config.h, 75	fpending, 44
qdma_get_intr_rngsz	fproc, 45
libqdma_config.h, 73	id, 44
qdma_get_qmax	lock, 43
libqdma_config.h, 73	name, 43
qdma_get_timer_cnt	task, 44
libqdma_config.h, 76	timeout, 44
qdma_global_csr_get	waitq, 44
libqdma_export.h, 88	work_cnt, 44
qdma_global_csr_set	work list, 44
libqdma_export.h, 89	qdma_kthread_dump
qdma_h2c_desc, 39	thread.h, 148
cdh_flags, 40	qdma_kthread_start
flags, 40	thread.h, 148
len, 40	qdma kthread stop
pld len, 40	thread.h, 149
src addr, 40	qdma_kthread_wakeup
qdma_intr.h, 117	thread.h, 148
get_intr_ring_index, 121	qdma mbox, 45
	hw rx lock, 46
intr_context_setup, 118	:
intr_legacy_clear, 119	hw_tx_lock, 45
intr_legacy_init, 119	list_lock, 46
intr_legacy_setup, 119	lock, 45
intr_ring_setup, 119	rx, 46
intr_ring_teardown, 118	rx_pend_list, 46
intr_setup, 118	rx_work, 46
intr_teardown, 118	timer, 46
intr_work, 120	tx_todo_list, 46
qdma_enable_hw_err, 120	tx_work, 46
qdma_err_intr_setup, 120	workq, 46
qdma_intr_context_read	xdev, 46
qdma_context.h, 102	qdma_mbox.h, 121
qdma_intr_context_setup	qdma_mbox_msg_free, 130
qdma_context.h, 99	F_MBOX_FN_CMD_RCV, 125

F_MBOX_FN_CMD_SND, 125	S_MBOX_FN_CMD_VF_RESET, 126
F_MBOX_FN_STATUS_ACK, 124	S_MBOX_FN_STATUS_ACK, 124
F_MBOX_FN_STATUS_IN_MSG, 124	S_MBOX_FN_STATUS_IN_MSG, 123
F_MBOX_FN_STATUS_OUT_MSG, 124	S MBOX FN STATUS OUT MSG, 124
F_MBOX_ISR_EN, 127	S_MBOX_FN_STATUS_SRC, 124
G_MBOX_FN_STATUS_SRC, 125	S_MBOX_FN_TARGET_ID, 126
M_MBOX_FN_CMD_RCV, 125	S_MBOX_ISR_EN, 127
M_MBOX_FN_CMD_SND, 125	S_MBOX_ISR_VEC, 126
M_MBOX_FN_CMD_VF_RESET, 126	V_MBOX_FN_TARGET_ID, 126
M_MBOX_FN_STATUS_ACK, 124	V MBOX ISR VEC, 126
M_MBOX_FN_STATUS_IN_MSG, 124	qdma_mbox_cleanup
M_MBOX_FN_STATUS_OUT_MSG, 124	qdma_mbox.h, 129
M_MBOX_FN_STATUS_SRC, 124	qdma_mbox_init
M_MBOX_FN_TARGET_ID, 126	qdma_mbox.h, 128
M_MBOX_ISR_EN, 127	qdma_mbox_msg_alloc
M_MBOX_ISR_VEC, 126	qdma_mbox.h, 129
MBOX_BASE, 123	qdma_mbox_msg_send
MBOX_FN_CMD, 125	qdma_mbox.h, 129
MBOX FN STATUS MASK, 125	qdma_mm_desc, 47
MBOX_FN_STATUS, 123	dst_addr, 47
MBOX_FN_STATOS, 125	flag_len, 47
MBOX IN MSG BASE, 127	rsvd0, 47
MBOX_IN_M3G_BA3E, 127 MBOX ISR EN, 127	rsvd1, 47
MBOX_ISR_VEC, 126	src_addr, 47
MBOX_MSG_OP_FF_MASK, 128	qdma_mod.h, 130
MBOX_MSG_REG_MAX, 128	qdma_device_read_bypass_register, 133
MBOX_MSG_STEP, 127	qdma_device_read_user_register, 132
MBOX_OP_BYE, 128	qdma_device_write_bypass_register, 133
MBOX_OP_CSR_RESP, 128	qdma_device_write_user_register, 133
MBOX_OP_CSR, 128	xpdev_find_by_idx, 131
MBOX_OP_FMAP_RESP, 128	xpdev_list_dump, 131
MBOX_OP_FMAP, 128	xpdev_queue_add, 132
MBOX_OP_HELLO_RESP, 128	xpdev_queue_delete, 132
MBOX_OP_HELLO, 128	xpdev_queue_get, 131
MBOX_OP_INTR_CTXT_RESP, 128	qdma_nl.h, 133
MBOX_OP_INTR_CTXT, 128	MAX_QFLAGS, 140
MBOX_OP_MAX, 128	QDMA_MAX_INT_RING_ENTRIES, 140
MBOX_OP_QCONF_RESP, 128	qdma_err_idx, 142
MBOX_OP_QCONF, 128	XNL_ATTR_C2H_BUFSZ_IDX, 141
MBOX_OP_QCTXT_CLR_RESP, 128	XNL_ATTR_CMPT_CNTR_IDX, 141
MBOX_OP_QCTXT_CLR, 128	XNL_ATTR_CMPT_DESC_SIZE, 141
MBOX_OP_QCTXT_INV_RESP, 128	XNL_ATTR_CMPT_TIMER_IDX, 141
MBOX_OP_QCTXT_INV, 128	XNL_ATTR_CMPT_TRIG_MODE, 141
MBOX_OP_QCTXT_RD_RESP, 128	XNL_ATTR_DEV_CFG_BAR, 141
MBOX_OP_QCTXT_RD, 128	XNL_ATTR_DEV_IDX, 141
MBOX_OP_QCTXT_WRT_RESP, 128	XNL_ATTR_DEV_QSET_MAX, 141
MBOX_OP_QCTXT_WRT, 128	XNL_ATTR_DEV_QSET_QBASE, 141
MBOX_OUT_MSG_BASE, 127	XNL_ATTR_DEV_STAT_MMC2H_PKTS1, 141
MBOX_PF_ACK_BASE, 127	XNL_ATTR_DEV_STAT_MMC2H_PKTS2, 141
MBOX_PF_ACK_COUNT, 127	XNL_ATTR_DEV_STAT_MMH2C_PKTS1, 141
MBOX_PF_ACK_STEP, 127	XNL_ATTR_DEV_STAT_MMH2C_PKTS2, 141
mbox_msg_op, 128	XNL_ATTR_DEV_STAT_STC2H_PKTS1, 141
qdma_mbox_cleanup, 129	XNL_ATTR_DEV_STAT_STC2H_PKTS2, 141
qdma_mbox_init, 128	XNL_ATTR_DEV_STAT_STH2C_PKTS1, 141
qdma_mbox_msg_alloc, 129	XNL_ATTR_DEV_STAT_STH2C_PKTS2, 141
qdma_mbox_msg_send, 129	XNL_ATTR_DEV_STM_BAR, 141
S_MBOX_FN_CMD_RCV, 125	XNL_ATTR_DEV_USR_BAR, 141
S_MBOX_FN_CMD_SND, 125	XNL_ATTR_DRV_INFO, 141

VALL ATTO OFFILIOO 444	VAII E ODID 1100 100
XNL_ATTR_GENMSG, 141	XNL_F_QDIR_H2C, 139
XNL_ATTR_GLOBAL_CSR, 141	XNL_F_QMODE_MM, 139
XNL_ATTR_INTR_VECTOR_END_IDX, 141	XNL_F_QMODE_ST, 138
XNL_ATTR_INTR_VECTOR_IDX, 141	XNL_NAME_PF, 138
XNL_ATTR_INTR_VECTOR_START_IDX, 141	XNL NAME VF, 138
XNL ATTR NUM Q, 141	XNL_QIDX_INVALID, 138
XNL_ATTR_PCI_BUS, 141	XNL_RESP_BUFLEN_MAX, 138
XNL_ATTR_PCI_DEV, 141	XNL_RESP_BUFLEN_MIN, 138
XNL_ATTR_PCI_FUNC, 141	XNL_ST_C2H_CMPT_DESC_SIZE_16B, 142
XNL_ATTR_PIPE_FLOW_ID, 141	XNL_ST_C2H_CMPT_DESC_SIZE_32B, 142
XNL_ATTR_PIPE_GL_MAX, 141	XNL_ST_C2H_CMPT_DESC_SIZE_64B, 142
XNL_ATTR_PIPE_SLR_ID, 141	XNL_ST_C2H_CMPT_DESC_SIZE_8B, 142
XNL_ATTR_PIPE_TDEST, 141	XNL_ST_C2H_NUM_CMPT_DESC_SIZES, 142
XNL ATTR QFLAG, 141	XNL STR LEN MAX, 138
XNL ATTR QIDX, 141	XNL_VERSION, 138
XNL_ATTR_QRNGSZ_IDX, 141	
	xnl_attr_t, 141
XNL_ATTR_RANGE_END, 141	xnl_op_t, 142
XNL_ATTR_RANGE_START, 141	xnl_st_c2h_cmpt_desc_size, 141
XNL_ATTR_REG_ADDR, 141	qdma_prog_intr_context
XNL_ATTR_REG_BAR_NUM, 141	qdma_context.h, 99
XNL_ATTR_REG_VAL, 141	qdma_queue_add
XNL_ATTR_RSP_BUF_LEN, 141	libqdma_export.h, 89
XNL_ATTR_SW_DESC_SIZE, 141	qdma_queue_avail_desc
XNL CMD DEV INFO, 142	libqdma_export.h, 94
XNL_CMD_DEV_LIST, 142	qdma_queue_c2h_peek
XNL_CMD_DEV_STAT_CLEAR, 142	libqdma_export.h, 94
XNL_CMD_DEV_STAT, 142	qdma_queue_cmpl_ctrl
XNL_CMD_GLOBAL_CSR, 142	libqdma_export.h, 94
XNL_CMD_INTR_RING_DUMP, 142	qdma_queue_conf, 48
XNL_CMD_MAX, 142	at, 51
XNL_CMD_Q_ADD, 142	c2h, 49
XNL_CMD_Q_CMPT, 142	c2h_buf_sz_idx, 50
XNL_CMD_Q_DESC, 142	c2h_bufsz, 53
XNL_CMD_Q_DEL, 142	c2h_use_fl, 50
XNL CMD Q DUMP, 142	
:	cdh_max, 51
XNL_CMD_Q_LIST, 142	cmpl_cnt_th_idx, 51
XNL_CMD_Q_RX_PKT, 142	cmpl_desc_sz, 50
XNL_CMD_Q_START, 142	cmpl_en_intr, 51
XNL_CMD_Q_STOP, 142	cmpl_ovf_chk_dis, 51
XNL_CMD_Q_UDD, 142	cmpl_rng_sz_idx, 50
XNL CMD REG DUMP, 142	cmpl_stat_en, 50
XNL CMD REG RD, 142	cmpl status acc en, 49
XNL CMD REG WRT, 142	cmpl_status_en, 49
XNL CMD VERSION, 142	cmpl_status_pend_chk, 49
XNL ERR BUFLEN, 138	cmpl_timer_idx, 51
	• = =
XNL_F_C2H_CMPL_INTR_EN, 140	cmpl_trig_mode, 51
XNL_F_CMPL_STATUS_ACC_EN, 139	cmpl_udd_en, 50
XNL_F_CMPL_STATUS_DESC_EN, 140	desc_bypass, 50
XNL_F_CMPL_STATUS_EN, 139	desc_rng_sz_idx, 49
XNL_F_CMPL_STATUS_PEND_CHK, 139	fetch_credit, 50
XNL_F_CMPL_UDD_EN, 140	fp_descq_c2h_packet, 52
XNL_F_CMPT_OVF_CHK_DIS, 140	fp_descq_isr_top, 52
XNL_F_DESC_BYPASS_EN, 139	irq_en, 49
XNL F FETCH CREDIT, 139	name, 52
XNL_F_PFETCH_BYPASS_EN, 140	
	pfetch_bypass, 51
XNL_F_PFETCH_EN, 139	pfetch_en, 50
XNL_F_QDIR_BOTH, 139	pipe, 49
XNL_F_QDIR_C2H, 139	pipe_flow_id, 52

	0.11
pipe_gl_max, 52	fbits, 55
pipe_slr_id, 52	filler, 56
pipe_tdest, 52	next, 55
port_id, 51	rsvd, 56
qidx, 49	sop, 56
quld, 52	valid, 56
rngsz, 53	qdma_set_buf_sz
rngsz_cmpt, 53	libqdma_config.h, 74
st, 49	qdma_set_cmpl_status_acc
st_pkt_mode, 50	libqdma_config.h, 73
sw_desc_sz, 51	qdma_set_cnt_thresh
qdma_queue_dump	libqdma_config.h, 76
libqdma_export.h, 92	qdma_set_glbl_rng_sz
qdma_queue_dump_cmpt	libqdma_config.h, 75
libqdma_export.h, 93	qdma_set_intr_rngsz
qdma_queue_dump_desc	libqdma_config.h, 73
libqdma_export.h, 92	qdma_set_qmax
qdma_queue_get_config	libqdma_config.h, 72
libqdma_export.h, 91	qdma_set_timer_cnt
qdma_queue_list	libqdma_config.h, 75
libqdma_export.h, 92	qdma_sgt_req_cb, 56
qdma_queue_packet_read	desc_nr, 57
libqdma_export.h, 95	done, 58
qdma_queue_packet_write	left, 57
libqdma_export.h, 95	list, 57
qdma_queue_prog_stm	offset, 57
libqdma_export.h, 91	sg_idx, 57
qdma_queue_reconfig	sg_offset, 57
libqdma_export.h, 89	status, 58
qdma_queue_remove	unmap_needed, 58
libqdma_export.h, 91	wq, 57
qdma_queue_service	qdma_sgt_req_done
libqdma_export.h, 95	qdma_descq.h, 111
qdma_queue_start	qdma_software_version_info
libqdma_export.h, 90	libqdma_export.h, 88
qdma_queue_stop	qdma_st_c2h.h, 143
libqdma_export.h, 90	descq_flq_alloc_resource, 144
qdma_req_cb_get	descq_flq_free_resource, 144
qdma_descq.h, 105	descq_process_completion_st_c2h, 145
qdma_request, 53	descq_st_c2h_read, 145
count, 54	incr_cmpl_desc_cnt, 144
dma_mapped, 54	qdma_descq_dump_cmpt, 143
ep_addr, 54	qdma_descq_rxq_read, 143
fp_done, 54	qdma_sw_sg, 58
h2c_eot, 54	dma_addr, 59
opaque, 54	len, 59
sgcnt, 54	next, 58
sgl, <u>55</u>	offset, 59
timeout_ms, 54	pg, 58
udd, 55	qdma_thread.h, 145
udd_len, 54	qdma_thread_add_work, 146
uld_data, 54	qdma_thread_remove_work, 146
write, 54	qdma_threads_create, 146
qdma_request_submit	qdma_threads_destroy, 146
libqdma_export.h, 93	qdma_thread_add_work
qdma_sdesc_info, 55	qdma_thread.h, 146
cidx, 56	qdma_thread_remove_work
eop, 56	qdma_thread.h, 146

qdma_threads_create	qdma_mbox, 46
qdma_thread.h, 146	O MEON EN ONE BOY
qdma_threads_destroy	S_MBOX_FN_CMD_RCV
qdma_thread.h, 146	qdma_mbox.h, 125
qdma_version_info, 59	S_MBOX_FN_CMD_SND
qdma_wait_queue	qdma_mbox.h, 125
qdma_compat.h, 98	S_MBOX_FN_CMD_VF_RESET
qhndl	qdma_mbox.h, 126
xlnx_qdata, 66	S_MBOX_FN_STATUS_ACK
qid	qdma_mbox.h, 124
mbox_msg_qctxt, 17	S_MBOX_FN_STATUS_IN_MSG
qdma_intr_ring, 41	qdma_mbox.h, 123
gidx	S_MBOX_FN_STATUS_OUT_MSG
qdma_queue_conf, 49	qdma_mbox.h, 124
qidx_hw	S_MBOX_FN_STATUS_SRC
qdma_descq, 28	qdma_mbox.h, 124
qmax	S_MBOX_FN_TARGET_ID
mbox_msg_fmap, 13	qdma_mbox.h, 126
qconf_entry, 18	S_MBOX_ISR_EN
gdma dev, 33	qdma_mbox.h, 127
xlnx_pci_dev, 65	S MBOX ISR VEC
qsets_base	qdma_mbox.h, 126
qdma_dev_conf, 36	s color
	qdma intr ring, 41
qsets_max	SHIFT DEC PCI BUS
qdma_dev_conf, 34	libqdma_config.h, 72
quid	SHIFT DEC PCI DEV
qdma_queue_conf, 52	libqdma_config.h, 72
RTL1_VERSION	STM BAR
xdev.h, 151	_
	libqdma_config.h, 70
raw	sdesc
raw mbox_msg, 12	sdesc qdma_flq, 39
raw mbox_msg, 12 req	sdesc qdma_flq, 39 sdesc_info
raw mbox_msg, 12 req qdma_io_cb, 43	sdesc qdma_flq, 39 sdesc_info qdma_flq, 39
raw mbox_msg, 12 req qdma_io_cb, 43 ring_index_list	sdesc qdma_flq, 39 sdesc_info qdma_flq, 39 sg_idx
raw mbox_msg, 12 req qdma_io_cb, 43 ring_index_list mbox_msg_intr_ctxt, 15	sdesc qdma_flq, 39 sdesc_info qdma_flq, 39 sg_idx qdma_sgt_req_cb, 57
raw mbox_msg, 12 req qdma_io_cb, 43 ring_index_list mbox_msg_intr_ctxt, 15 ring_sz	sdesc qdma_flq, 39 sdesc_info qdma_flq, 39 sg_idx qdma_sgt_req_cb, 57 sg_offset
raw mbox_msg, 12 req qdma_io_cb, 43 ring_index_list mbox_msg_intr_ctxt, 15 ring_sz global_csr_conf, 7	sdesc qdma_flq, 39 sdesc_info qdma_flq, 39 sg_idx qdma_sgt_req_cb, 57 sg_offset qdma_sgt_req_cb, 57
raw mbox_msg, 12 req qdma_io_cb, 43 ring_index_list mbox_msg_intr_ctxt, 15 ring_sz global_csr_conf, 7 rngsz	sdesc qdma_flq, 39 sdesc_info qdma_flq, 39 sg_idx qdma_sgt_req_cb, 57 sg_offset qdma_sgt_req_cb, 57 sgcnt
raw mbox_msg, 12 req qdma_io_cb, 43 ring_index_list mbox_msg_intr_ctxt, 15 ring_sz global_csr_conf, 7 rngsz qdma_queue_conf, 53	sdesc qdma_flq, 39 sdesc_info qdma_flq, 39 sg_idx qdma_sgt_req_cb, 57 sg_offset qdma_sgt_req_cb, 57 sgcnt qdma_request, 54
raw mbox_msg, 12 req qdma_io_cb, 43 ring_index_list mbox_msg_intr_ctxt, 15 ring_sz global_csr_conf, 7 rngsz qdma_queue_conf, 53 rngsz_cmpt	sdesc qdma_flq, 39 sdesc_info qdma_flq, 39 sg_idx qdma_sgt_req_cb, 57 sg_offset qdma_sgt_req_cb, 57 sgcnt qdma_request, 54 sgl
raw mbox_msg, 12 req qdma_io_cb, 43 ring_index_list mbox_msg_intr_ctxt, 15 ring_sz global_csr_conf, 7 rngsz qdma_queue_conf, 53 rngsz_cmpt qdma_queue_conf, 53	sdesc qdma_flq, 39 sdesc_info qdma_flq, 39 sg_idx qdma_sgt_req_cb, 57 sg_offset qdma_sgt_req_cb, 57 sgcnt qdma_request, 54 sgl qdma_io_cb, 42
raw mbox_msg, 12 req qdma_io_cb, 43 ring_index_list mbox_msg_intr_ctxt, 15 ring_sz global_csr_conf, 7 rngsz qdma_queue_conf, 53 rngsz_cmpt qdma_queue_conf, 53 rsvd	sdesc qdma_flq, 39 sdesc_info qdma_flq, 39 sg_idx qdma_sgt_req_cb, 57 sg_offset qdma_sgt_req_cb, 57 sgcnt qdma_request, 54 sgl qdma_io_cb, 42 qdma_request, 55
raw mbox_msg, 12 req qdma_io_cb, 43 ring_index_list mbox_msg_intr_ctxt, 15 ring_sz global_csr_conf, 7 rngsz qdma_queue_conf, 53 rngsz_cmpt qdma_queue_conf, 53 rsvd qdma_desc_cmpl_status, 26	sdesc qdma_flq, 39 sdesc_info qdma_flq, 39 sg_idx qdma_sgt_req_cb, 57 sg_offset qdma_sgt_req_cb, 57 sgcnt qdma_request, 54 sgl qdma_io_cb, 42 qdma_request, 55 sgl_map
raw mbox_msg, 12 req qdma_io_cb, 43 ring_index_list mbox_msg_intr_ctxt, 15 ring_sz global_csr_conf, 7 rngsz qdma_queue_conf, 53 rngsz_cmpt qdma_queue_conf, 53 rsvd qdma_desc_cmpl_status, 26 qdma_descq, 31	sdesc qdma_flq, 39 sdesc_info qdma_flq, 39 sg_idx qdma_sgt_req_cb, 57 sg_offset qdma_sgt_req_cb, 57 sgcnt qdma_request, 54 sgl qdma_io_cb, 42 qdma_request, 55 sgl_map qdma_descq.h, 111
raw mbox_msg, 12 req qdma_io_cb, 43 ring_index_list mbox_msg_intr_ctxt, 15 ring_sz global_csr_conf, 7 rngsz qdma_queue_conf, 53 rngsz_cmpt qdma_queue_conf, 53 rsvd qdma_desc_cmpl_status, 26 qdma_descq, 31 qdma_intr_ring, 41	sdesc qdma_flq, 39 sdesc_info qdma_flq, 39 sg_idx qdma_sgt_req_cb, 57 sg_offset qdma_sgt_req_cb, 57 sgcnt qdma_request, 54 sgl qdma_io_cb, 42 qdma_request, 55 sgl_map qdma_descq.h, 111 sgl_unmap
raw mbox_msg, 12 req qdma_io_cb, 43 ring_index_list mbox_msg_intr_ctxt, 15 ring_sz global_csr_conf, 7 rngsz qdma_queue_conf, 53 rngsz_cmpt qdma_queue_conf, 53 rsvd qdma_desc_cmpl_status, 26 qdma_descq, 31	sdesc qdma_flq, 39 sdesc_info qdma_flq, 39 sg_idx qdma_sgt_req_cb, 57 sg_offset qdma_sgt_req_cb, 57 sgcnt qdma_request, 54 sgl qdma_io_cb, 42 qdma_request, 55 sgl_map qdma_descq.h, 111
raw mbox_msg, 12 req qdma_io_cb, 43 ring_index_list mbox_msg_intr_ctxt, 15 ring_sz global_csr_conf, 7 rngsz qdma_queue_conf, 53 rngsz_cmpt qdma_queue_conf, 53 rsvd qdma_desc_cmpl_status, 26 qdma_descq, 31 qdma_intr_ring, 41	sdesc qdma_flq, 39 sdesc_info qdma_flq, 39 sg_idx qdma_sgt_req_cb, 57 sg_offset qdma_sgt_req_cb, 57 sgcnt qdma_request, 54 sgl qdma_io_cb, 42 qdma_request, 55 sgl_map qdma_descq.h, 111 sgl_unmap
raw mbox_msg, 12 req qdma_io_cb, 43 ring_index_list mbox_msg_intr_ctxt, 15 ring_sz global_csr_conf, 7 rngsz qdma_queue_conf, 53 rngsz_cmpt qdma_queue_conf, 53 rsvd qdma_desc_cmpl_status, 26 qdma_descq, 31 qdma_intr_ring, 41 qdma_sdesc_info, 56	sdesc qdma_flq, 39 sdesc_info qdma_flq, 39 sg_idx qdma_sgt_req_cb, 57 sg_offset qdma_sgt_req_cb, 57 sgcnt qdma_request, 54 sgl qdma_io_cb, 42 qdma_request, 55 sgl_map qdma_descq.h, 111 sgl_unmap qdma_descq.h, 112
raw mbox_msg, 12 req qdma_io_cb, 43 ring_index_list mbox_msg_intr_ctxt, 15 ring_sz global_csr_conf, 7 rngsz qdma_queue_conf, 53 rngsz_cmpt qdma_queue_conf, 53 rsvd qdma_desc_cmpl_status, 26 qdma_descq, 31 qdma_intr_ring, 41 qdma_sdesc_info, 56 rsvd0	sdesc qdma_flq, 39 sdesc_info qdma_flq, 39 sg_idx qdma_sgt_req_cb, 57 sg_offset qdma_sgt_req_cb, 57 sgcnt qdma_request, 54 sgl qdma_io_cb, 42 qdma_request, 55 sgl_map qdma_descq.h, 111 sgl_unmap qdma_descq.h, 112 size
raw mbox_msg, 12 req qdma_io_cb, 43 ring_index_list mbox_msg_intr_ctxt, 15 ring_sz global_csr_conf, 7 rngsz qdma_queue_conf, 53 rngsz_cmpt qdma_queue_conf, 53 rsvd qdma_desc_cmpl_status, 26 qdma_descq, 31 qdma_intr_ring, 41 qdma_sdesc_info, 56 rsvd0 qdma_mm_desc, 47	sdesc qdma_flq, 39 sdesc_info qdma_flq, 39 sg_idx qdma_sgt_req_cb, 57 sg_offset qdma_sgt_req_cb, 57 sgcnt qdma_request, 54 sgl qdma_io_cb, 42 qdma_request, 55 sgl_map qdma_descq.h, 111 sgl_unmap qdma_descq.h, 112 size qdma_flq, 38
raw mbox_msg, 12 req qdma_io_cb, 43 ring_index_list mbox_msg_intr_ctxt, 15 ring_sz global_csr_conf, 7 rngsz qdma_queue_conf, 53 rngsz_cmpt qdma_queue_conf, 53 rsvd qdma_desc_cmpl_status, 26 qdma_descq, 31 qdma_intr_ring, 41 qdma_sdesc_info, 56 rsvd0 qdma_mm_desc, 47 rsvd1	sdesc qdma_flq, 39 sdesc_info qdma_flq, 39 sg_idx qdma_sgt_req_cb, 57 sg_offset qdma_sgt_req_cb, 57 sgcnt qdma_request, 54 sgl qdma_io_cb, 42 qdma_request, 55 sgl_map qdma_descq.h, 111 sgl_unmap qdma_descq.h, 112 size qdma_flq, 38 sop
raw mbox_msg, 12 req qdma_io_cb, 43 ring_index_list mbox_msg_intr_ctxt, 15 ring_sz global_csr_conf, 7 rngsz qdma_queue_conf, 53 rngsz_cmpt qdma_queue_conf, 53 rsvd qdma_desc_cmpl_status, 26 qdma_descq, 31 qdma_intr_ring, 41 qdma_sdesc_info, 56 rsvd0 qdma_mm_desc, 47 rsvd1 qdma_dev_conf, 35	sdesc qdma_flq, 39 sdesc_info qdma_flq, 39 sg_idx qdma_sgt_req_cb, 57 sg_offset qdma_sgt_req_cb, 57 sgcnt qdma_request, 54 sgl qdma_io_cb, 42 qdma_request, 55 sgl_map qdma_descq.h, 111 sgl_unmap qdma_descq.h, 112 size qdma_flq, 38 sop qdma_sdesc_info, 56
raw mbox_msg, 12 req qdma_io_cb, 43 ring_index_list mbox_msg_intr_ctxt, 15 ring_sz global_csr_conf, 7 rngsz qdma_queue_conf, 53 rngsz_cmpt qdma_queue_conf, 53 rsvd qdma_desc_cmpl_status, 26 qdma_descq, 31 qdma_intr_ring, 41 qdma_sdesc_info, 56 rsvd0 qdma_mm_desc, 47 rsvd1 qdma_dev_conf, 35 qdma_mm_desc, 47	sdesc qdma_flq, 39 sdesc_info qdma_flq, 39 sg_idx qdma_sgt_req_cb, 57 sg_offset qdma_sgt_req_cb, 57 sgcnt qdma_request, 54 sgl qdma_io_cb, 42 qdma_request, 55 sgl_map qdma_descq.h, 111 sgl_unmap qdma_descq.h, 112 size qdma_flq, 38 sop qdma_sdesc_info, 56 src
raw mbox_msg, 12 req qdma_io_cb, 43 ring_index_list mbox_msg_intr_ctxt, 15 ring_sz global_csr_conf, 7 rngsz qdma_queue_conf, 53 rngsz_cmpt qdma_queue_conf, 53 rsvd qdma_desc_cmpl_status, 26 qdma_descq, 31 qdma_intr_ring, 41 qdma_sdesc_info, 56 rsvd0 qdma_mm_desc, 47 rsvd1 qdma_dev_conf, 35 qdma_mm_desc, 47 rsvd2	sdesc qdma_flq, 39 sdesc_info qdma_flq, 39 sg_idx qdma_sgt_req_cb, 57 sg_offset qdma_sgt_req_cb, 57 sgcnt qdma_request, 54 sgl qdma_io_cb, 42 qdma_request, 55 sgl_map qdma_descq.h, 111 sgl_unmap qdma_descq.h, 112 size qdma_flq, 38 sop qdma_sdesc_info, 56 src mbox_msg_hdr, 14 src_addr
raw mbox_msg, 12 req qdma_io_cb, 43 ring_index_list mbox_msg_intr_ctxt, 15 ring_sz global_csr_conf, 7 rngsz qdma_queue_conf, 53 rngsz_cmpt qdma_queue_conf, 53 rsvd qdma_desc_cmpl_status, 26 qdma_descq, 31 qdma_intr_ring, 41 qdma_sdesc_info, 56 rsvd0 qdma_mm_desc, 47 rsvd1 qdma_dev_conf, 35 qdma_mm_desc, 47 rsvd2 qdma_dev_conf, 34 rx	sdesc qdma_flq, 39 sdesc_info qdma_flq, 39 sg_idx qdma_sgt_req_cb, 57 sg_offset qdma_sgt_req_cb, 57 sgcnt qdma_request, 54 sgl qdma_io_cb, 42 qdma_request, 55 sgl_map qdma_descq.h, 111 sgl_unmap qdma_descq.h, 112 size qdma_flq, 38 sop qdma_sdesc_info, 56 src mbox_msg_hdr, 14 src_addr qdma_h2c_desc, 40
raw mbox_msg, 12 req qdma_io_cb, 43 ring_index_list mbox_msg_intr_ctxt, 15 ring_sz global_csr_conf, 7 rngsz qdma_queue_conf, 53 rngsz_cmpt qdma_queue_conf, 53 rsvd qdma_desc_cmpl_status, 26 qdma_descq, 31 qdma_intr_ring, 41 qdma_sdesc_info, 56 rsvd0 qdma_mm_desc, 47 rsvd1 qdma_dev_conf, 35 qdma_mm_desc, 47 rsvd2 qdma_dev_conf, 34 rx qdma_mbox, 46	sdesc qdma_flq, 39 sdesc_info qdma_flq, 39 sg_idx qdma_sgt_req_cb, 57 sg_offset qdma_sgt_req_cb, 57 sgcnt qdma_request, 54 sgl qdma_io_cb, 42 qdma_request, 55 sgl_map qdma_descq.h, 111 sgl_unmap qdma_descq.h, 112 size qdma_flq, 38 sop qdma_sdesc_info, 56 src mbox_msg_hdr, 14 src_addr
raw mbox_msg, 12 req qdma_io_cb, 43 ring_index_list mbox_msg_intr_ctxt, 15 ring_sz global_csr_conf, 7 rngsz qdma_queue_conf, 53 rngsz_cmpt qdma_queue_conf, 53 rsvd qdma_desc_cmpl_status, 26 qdma_descq, 31 qdma_intr_ring, 41 qdma_sdesc_info, 56 rsvd0 qdma_mm_desc, 47 rsvd1 qdma_dev_conf, 35 qdma_mm_desc, 47 rsvd2 qdma_dev_conf, 34 rx qdma_mbox, 46 rx_pend_list	sdesc qdma_flq, 39 sdesc_info qdma_flq, 39 sg_idx qdma_sgt_req_cb, 57 sg_offset qdma_sgt_req_cb, 57 sgcnt qdma_request, 54 sgl qdma_io_cb, 42 qdma_request, 55 sgl_map qdma_descq.h, 111 sgl_unmap qdma_descq.h, 112 size qdma_flq, 38 sop qdma_sdesc_info, 56 src mbox_msg_hdr, 14 src_addr qdma_h2c_desc, 40 qdma_mm_desc, 47 st
raw mbox_msg, 12 req qdma_io_cb, 43 ring_index_list mbox_msg_intr_ctxt, 15 ring_sz global_csr_conf, 7 rngsz qdma_queue_conf, 53 rngsz_cmpt qdma_queue_conf, 53 rsvd qdma_desc_cmpl_status, 26 qdma_descq, 31 qdma_intr_ring, 41 qdma_sdesc_info, 56 rsvd0 qdma_mm_desc, 47 rsvd1 qdma_dev_conf, 35 qdma_mm_desc, 47 rsvd2 qdma_dev_conf, 34 rx qdma_mbox, 46	sdesc qdma_flq, 39 sdesc_info qdma_flq, 39 sg_idx qdma_sgt_req_cb, 57 sg_offset qdma_sgt_req_cb, 57 sgcnt qdma_request, 54 sgl qdma_io_cb, 42 qdma_request, 55 sgl_map qdma_descq.h, 111 sgl_unmap qdma_descq.h, 112 size qdma_flq, 38 sop qdma_sdesc_info, 56 src mbox_msg_hdr, 14 src_addr qdma_h2c_desc, 40 qdma_mm_desc, 47

st_mode_en	qdma_mbox, 46
xlnx_dma_dev, 61	timer_idx
st_pkt_mode	qdma_cmpl_ctrl, 24
qdma_queue_conf, 50	tm_mode_en
status	qdma_dev_conf, 37
mbox_msg_hdr, 14	tm_one_cdh_en
qdma_sgt_req_cb, 58	qdma_dev_conf, 37
stm	total_cmpl_descs
stm_descq_context, 60	qdma_descq, 31
stm_descq_context, 59	total_st_c2h_pkts
stm, 60	xlnx_dma_dev, 63
stm en	trigger_mode
xlnx_dma_dev, 61	qdma_cmpl_ctrl, 24
stm_regs	tx_todo_list
xlnx_dma_dev, 62	qdma_mbox, 46
stm rev	tx work
xlnx dma dev, 62	qdma_mbox, 46
SW	type
hw_descq_context, 8	qconf_entry, 18
sw_desc_sz	qcom_entry, ro
	udd
qdma_queue_conf, 51	qdma_request, 55
sys_device	udd cnt
qdma_cdev, 22	-
TOTAL PF QS	qdma_descq, 31
libqdma_config.h, 71	qdma_flq, 38
TOTAL QDMA QS	udd_len
	qdma_request, 54
libqdma_config.h, 71	uld
TOTAL_VF_QS	qdma_dev_conf, 35
libqdma_config.h, 71	uld_data
TRIG_MODE_ANY	qdma_request, 54
libqdma_export.h, 82	unlock_descq
TRIG_MODE_COMBO	qdma_descq.h, 105
libqdma_export.h, 82	unlock_thread
TRIG_MODE_COUNTER	thread.h, 147
libqdma_export.h, 82	unmap_needed
TRIG_MODE_DISABLE	qdma_sgt_req_cb, 58
libqdma_export.h, 82	user_bar_regs
TRIG_MODE_TIMER	xlnx_pci_dev, 65
libqdma_export.h, 82	
TRIG_MODE_USER	V_MBOX_FN_TARGET_ID
libqdma_export.h, 82	qdma_mbox.h, 126
task	V_MBOX_ISR_VEC
qdma_kthread, 44	qdma_mbox.h, 126
thread.h, 147	valid
lock_thread, 147	qdma_sdesc_info, 56
pr_debug_thread, 148	vec_base
gdma kthread dump, 148	mbox_msg_intr_ctxt, 15
qdma_kthread_start, 148	vec id
qdma_kthread_stop, 149	intr_coal_conf, 9
qdma_kthread_wakeup, 148	verify
unlock_thread, 147	mbox_msg_qctxt, 16
tigger_mode_t	vf cnt
libqdma_export.h, 82	qconf_entry_head, 19
timeout	vf_count
qdma_kthread, 44	xlnx_dma_dev, 62
•	
timeout_ms	vf_free_list
qdma_request, 54	qconf_entry_head, 19
timer	vf_info

xlnx_dma_dev, 61	XNL_ATTR_DEV_STAT_MMH2C_PKTS2
vf_list	qdma_nl.h, 141
qconf_entry_head, 19	XNL_ATTR_DEV_STAT_STC2H_PKTS1
vf_max	qdma_nl.h, 141
qdma_dev_conf, 35	XNL_ATTR_DEV_STAT_STC2H_PKTS2
vf_qbase	qdma_nl.h, 141
qconf_entry_head, 19	XNL_ATTR_DEV_STAT_STH2C_PKTS1
vf_qmax	qdma_nl.h, 141
qconf_entry_head, 19	XNL ATTR DEV STAT STH2C PKTS2
4 <u>-</u>	qdma_nl.h, 141
W	• —
mbox_msg_intr_ctxt, 15	XNL_ATTR_DEV_STM_BAR
waitq	qdma_nl.h, 141
•	XNL_ATTR_DEV_USR_BAR
mbox_msg, 11	qdma_nl.h, 141
qdma_kthread, 44	XNL_ATTR_DRV_INFO
work	qdma_nl.h, 141
qdma_descq, 29	XNL_ATTR_GENMSG
work_cnt	qdma_nl.h, 141
qdma_kthread, 44	XNL_ATTR_GLOBAL_CSR
work_list	qdma_nl.h, 141
qdma_descq, 29	XNL ATTR INTR VECTOR END IDX
qdma_kthread, 44	
workq	qdma_nl.h, 141
qdma_mbox, 46	XNL_ATTR_INTR_VECTOR_IDX
wq	qdma_nl.h, 141
qdma_sgt_req_cb, 57	XNL_ATTR_INTR_VECTOR_START_IDX
	qdma_nl.h, 141
write	XNL_ATTR_NUM_Q
qdma_request, 54	qdma_nl.h, 141
VDEV FLAC IDO	XNL_ATTR_PCI_BUS
XDEV_FLAG_IRQ	qdma_nl.h, 141
xdev.h, 151	XNL ATTR PCI DEV
XDEV_FLAG_OFFLINE	qdma_nl.h, 141
xdev.h, 151	• —
XDEV_NUM_IRQ_MAX	XNL_ATTR_PCI_FUNC
xdev.h, 151	qdma_nl.h, 141
XNL_ATTR_C2H_BUFSZ_IDX	XNL_ATTR_PIPE_FLOW_ID
qdma_nl.h, 141	qdma_nl.h, 141
XNL_ATTR_CMPT_CNTR_IDX	XNL_ATTR_PIPE_GL_MAX
qdma_nl.h, 141	qdma_nl.h, 141
XNL ATTR CMPT DESC SIZE	XNL ATTR PIPE SLR ID
qdma_nl.h, 141	qdma_nl.h, 141
XNL_ATTR_CMPT_TIMER_IDX	XNL_ATTR_PIPE_TDEST
	qdma_nl.h, 141
qdma_nl.h, 141	XNL_ATTR_QFLAG
XNL_ATTR_CMPT_TRIG_MODE	
qdma_nl.h, 141	qdma_nl.h, 141
XNL_ATTR_DEV_CFG_BAR	XNL_ATTR_QIDX
qdma_nl.h, 141	qdma_nl.h, 141
XNL_ATTR_DEV_IDX	XNL_ATTR_QRNGSZ_IDX
qdma_nl.h, 141	qdma_nl.h, 141
XNL_ATTR_DEV_QSET_MAX	XNL_ATTR_RANGE_END
qdma_nl.h, 141	qdma_nl.h, 141
XNL_ATTR_DEV_QSET_QBASE	XNL ATTR RANGE START
qdma_nl.h, 141	qdma_nl.h, 141
• —	• —
XNL_ATTR_DEV_STAT_MMC2H_PKTS1	XNL_ATTR_REG_ADDR
qdma_nl.h, 141	qdma_nl.h, 141
XNL_ATTR_DEV_STAT_MMC2H_PKTS2	XNL_ATTR_REG_BAR_NUM
qdma_nl.h, 141	qdma_nl.h, 141
XNL_ATTR_DEV_STAT_MMH2C_PKTS1	XNL_ATTR_REG_VAL
qdma_nl.h, 141	qdma_nl.h, 141

XNL_ATTR_RSP_BUF_LEN	XNL_F_CMPL_UDD_EN
qdma_nl.h, 141	qdma_nl.h, 140
XNL_ATTR_SW_DESC_SIZE	XNL_F_CMPT_OVF_CHK_DIS
qdma_nl.h, 141	qdma_nl.h, 140
XNL_CMD_DEV_INFO	XNL F DESC BYPASS EN
	 qdma_nl.h, 139
XNL_CMD_DEV_LIST	XNL_F_FETCH_CREDIT
qdma_nl.h, 142	qdma nl.h, 139
XNL_CMD_DEV_STAT_CLEAR	XNL_F_PFETCH_BYPASS_EN
qdma_nl.h, 142	qdma_nl.h, 140
XNL_CMD_DEV_STAT	. —
	XNL_F_PFETCH_EN
qdma_nl.h, 142	qdma_nl.h, 139
XNL_CMD_GLOBAL_CSR	XNL_F_QDIR_BOTH
qdma_nl.h, 142	qdma_nl.h, 139
XNL_CMD_INTR_RING_DUMP	XNL_F_QDIR_C2H
qdma_nl.h, 142	qdma_nl.h, 139
XNL_CMD_MAX	XNL_F_QDIR_H2C
qdma_nl.h, 142	qdma_nl.h, 1 <mark>39</mark>
XNL_CMD_Q_ADD	XNL_F_QMODE_MM
qdma_nl.h, 142	qdma_nl.h, 1 <mark>39</mark>
XNL_CMD_Q_CMPT	XNL_F_QMODE_ST
qdma_nl.h, 142	 qdma_nl.h, 138
XNL_CMD_Q_DESC	XNL_NAME_PF
qdma_nl.h, 142	qdma_nl.h, 138
XNL_CMD_Q_DEL	XNL_NAME_VF
qdma_nl.h, 142	
	qdma_nl.h, 138
XNL_CMD_Q_DUMP	XNL_QIDX_INVALID
qdma_nl.h, 142	qdma_nl.h, 138
XNL_CMD_Q_LIST	XNL_RESP_BUFLEN_MAX
qdma_nl.h, 142	qdma_nl.h, 138
XNL_CMD_Q_RX_PKT	XNL_RESP_BUFLEN_MIN
qdma_nl.h, 142	qdma_nl.h, 138
XNL_CMD_Q_START	XNL_ST_C2H_CMPT_DESC_SIZE_16B
qdma nl.h, 142	qdma nl.h, 142
XNL CMD Q STOP	XNL_ST_C2H_CMPT_DESC_SIZE_32B
qdma_nl.h, 142	gdma nl.h, 142
XNL CMD Q UDD	XNL_ST_C2H_CMPT_DESC_SIZE_64B
qdma_nl.h, 142	qdma_nl.h, 142
XNL CMD REG DUMP	XNL ST C2H CMPT DESC SIZE 8B
qdma_nl.h, 142	qdma_nl.h, 142
• —	• –
XNL_CMD_REG_RD	XNL_ST_C2H_NUM_CMPT_DESC_SIZES
qdma_nl.h, 142	qdma_nl.h, 142
XNL_CMD_REG_WRT	XNL_STR_LEN_MAX
qdma_nl.h, 142	qdma_nl.h, 138
XNL_CMD_VERSION	XNL_VERSION
qdma_nl.h, 142	qdma_nl.h, 138
XNL_ERR_BUFLEN	xcb
qdma_nl.h, 138	qdma_cdev, 22
XNL_F_C2H_CMPL_INTR_EN	xcdev
qdma_nl.h, 140	xlnx_qdata, 66
XNL_F_CMPL_STATUS_ACC_EN	xdev
qdma_nl.h, 139	qdma_descq, 28
XNL_F_CMPL_STATUS_DESC_EN	qdma_mbox, 46
	xdev.h, 149
qdma_nl.h, 140	
XNL_F_CMPL_STATUS_EN	f_intr_handler, 152
qdma_nl.h, 139	INTR_TYPE_DATA, 152
XNL_F_CMPL_STATUS_PEND_CHK	INTR_TYPE_ERROR, 152
qdma_nl.h, 139	INTR_TYPE_MAX, 152

INTR_TYPE_USER, 152	msix, 62
intr_type_list, 152	num_vecs, 62
PCI_DMA_H, 151	pf_count, 62
PCI_DMA_L, 151	pipe_stm_max_pkt_size, 63
QDMA_BAR_NUM, 151	st_mode_en, 61
QDMA_DESC_BLEN_BITS, 151	stm_en, 61
QDMA_DESC_BLEN_MAX, 151	stm_regs, 62
QDMA_MAX_BAR_LEN_MAPPED, 151	stm_rev, 62
RTL1_VERSION, 151	total_st_c2h_pkts, 63
XDEV_FLAG_IRQ, 151	vf_count, 62
XDEV_FLAG_OFFLINE, 151	vf_info, 61
XDEV_NUM_IRQ_MAX, 151	xlnx_nl_work, 63
xdev_check_hndl, 154	xlnx_nl_work_q_ctrl, 64
xdev_find_by_idx, 153	xlnx_pci_dev, 64
xdev_find_by_pdev, 152	bypass_bar_regs, 65
xdev_list_dump, 153	cdev_cb, 65
xdev_list_first, 153	cdev_lock, 65
xdev_list_next, 153	dev_hndl, 64
xdev_sriov_disable, 151	idx, 65
xdev_sriov_enable, 152	list_head, 64
xdev_sriov_vf_offline, 152	nl_task_wq, 65
xdev_sriov_vf_online, 152	pdev, 64
xdev_2_qdev	qdata, 65
qdma_device.h, 113	qmax, 65
xdev_check_hndl	user_bar_regs, 65
xdev.h, 154	xlnx_qdata, 66 qhndl, 66
xdev_find_by_idx	xcdev, 66
xdev.h, 153	xnl attr t
xdev_find_by_pdev	qdma_nl.h, 141
xdev.h, 152	xnl_op_t
xdev_list_dump	qdma_nl.h, 142
xdev.h, 153	xnl_respond_buffer
xdev_list_first	nl.h, 97
xdev.h, 153	xnl_st_c2h_cmpt_desc_size
xdev_list_next	qdma_nl.h, 141
xdev.h, 153	xpdev
xdev_sriov_disable	qdma_cdev_cb, 23
xdev.h, 151	xpdev_find_by_idx
xdev_sriov_enable	qdma_mod.h, 131
xdev.h, 152	xpdev_list_dump
xdev_sriov_vf_offline xdev.h, 152	qdma_mod.h, 131
xdev_sriov_vf_online	xpdev_queue_add
xdev_snov_vi_online xdev.h, 152	qdma_mod.h, 132
xlnx_dma_dev, 60	xpdev_queue_delete
conf, 61	qdma_mod.h, 132
dev_intr_info_list, 62	xpdev_queue_get
dev_niv, 62	qdma_mod.h, 131
dvec_start_idx, 62	xreg_info, 66
flr_prsnt, 61	zorolon dma
func_id, 62	zerolen_dma qdma_dev_conf, 35
hw_prg_lock, 61	quina_dev_com, 33
intr_coal_list, 63	
list head, 61	
lock, 61	
mbox, 63	
mm_mode_en, 61	
mod_name, 61	