# Linux XVSEC Driver 2000-0142

Generated by Doxygen 1.8.11

## **Contents**

1	Data	Struct	ure Index												1
	1.1	Data S	Structures				 	1							
2	File	Index													3
	2.1	File Lis	st				 	3							
3	Data	Struct	ure Docur	nentat	ion										5
	3.1	args S	truct Refer	rence			 	5							
	3.2	bitstrea	am_file Str	ruct Re	ferenc	е	 	5							
		3.2.1	Detailed	Descri	ption		 	6							
		3.2.2	Field Doo	cumen	tation		 	6							
			3.2.2.1	partia	al_clr_f	ile .	 	6							
			3.2.2.2	bitstr	eam_fi	le	 	6							
			3.2.2.3	statu	s		 	6							
	3.3	cfg_da	ta Struct F	Referer	nce		 	6							
		3.3.1	Detailed	Descri	ption		 	6							
		3.3.2	Field Doo	cumen	tation		 	6							
			3.3.2.1	acce	SS		 	6							
			3.3.2.2	offse	t		 	7							
			3.3.2.3	data			 	7							
	3.4	contex	t Struct Re	eferenc	:е		 	7							
	3.5	device	_info Struc	ct Refe	rence		 	7							
		3.5.1	Detailed	Descri	ption		 	8							
		3.5.2	Field Doo	cumen	tation		 	8							

iv CONTENTS

		3.5.2.1	vend	lor_id				 	 	 	 	 		 	 8
		3.5.2.2	devi	ce_id .				 	 	 	 	 		 	 8
		3.5.2.3	devi	ce_no				 	 	 	 	 		 	 8
		3.5.2.4	devi	ce_fn .				 	 	 	 	 		 	 8
		3.5.2.5	subs	system_	_vend	or .		 	 	 	 	 		 	 8
		3.5.2.6	subs	system_	_devic	ce .		 	 	 	 	 		 	 8
		3.5.2.7	class	s_id .				 	 	 	 	 		 	 8
		3.5.2.8	is_m	ısi_enal	bled			 	 	 	 	 		 	 8
		3.5.2.9	is_m	ısix_ena	abled			 	 	 	 	 		 	 8
		3.5.2.10	cfg_	size .				 	 	 	 	 		 	 9
3.6	file_pri	v Struct Re	eferen	ce				 	 9						
3.7	fpga_c	fg_access	s_reg S	Struct R	Refere	nce		 	 	 	 	 		 	 9
3.8	fpga_c	fg_reg Stru	uct Re	eference	э			 	 9						
	3.8.1	Detailed	Descr	iption				 	 10						
	3.8.2	Field Doo	cumer	ıtation				 	 	 	 	 		 	 10
		3.8.2.1	offse	et				 	 10						
		3.8.2.2	data					 	 	 	 	 		 	 10
3.9	fpga_c	fg_reg_du	ımp_a	rgs Stru	uct Re	efere	nce	 	 	 	 	 		 	 10
3.10	fpga_c	fg_regs St	truct F	deferend	ce			 	 	 	 	 		 	 10
	3.10.1	Detailed	Descr	iption				 	 	 	 	 		 	 11
	3.10.2	Field Doo	cumer	ntation				 	 	 	 	 		 	 11
		3.10.2.1	valid					 	 	 	 	 		 	 11
		3.10.2.2	crc					 	 	 	 	 		 	 11
		3.10.2.3	far					 	 	 	 	 		 	 11
		3.10.2.4	fdri					 	 	 	 	 		 	 11
		3.10.2.5	fdro					 	 	 	 	 		 	 12
		3.10.2.6	cmd					 	 	 	 	 		 	 12
		3.10.2.7	ctl0					 	 	 	 	 		 	 12
		3.10.2.8	mas	k				 	 	 	 	 		 	 12
		3.10.2.9	stat					 	 	 	 	 		 	 12

CONTENTS

3.10.2.10 lout	. 12
3.10.2.11 cor0	. 12
3.10.2.12 mfwr	. 12
3.10.2.13 cbc	. 12
3.10.2.14 idcode	. 12
3.10.2.15 axss	. 13
3.10.2.16 cor1	. 13
3.10.2.17 wbstar	. 13
3.10.2.18 timer	. 13
3.10.2.19 scratchpad	. 13
3.10.2.20 bootsts	. 13
3.10.2.21 ctl1	. 13
3.10.2.22 bspi	. 13
3.11 handle_t Struct Reference	. 14
3.12 help_args Struct Reference	. 14
3.13 ioctl_ops Struct Reference	. 14
3.14 list_caps_args Struct Reference	. 14
3.15 mcap_access_reg Struct Reference	. 15
3.16 mcap_data_dump_args Struct Reference	. 15
3.17 mcap_full_reset_args Struct Reference	. 15
3.18 mcap_module_reset_args Struct Reference	. 15
3.19 mcap_ops Struct Reference	. 16
3.20 mcap_program_bitstream Struct Reference	. 16
3.21 mcap_reg_dump_args Struct Reference	. 16
3.22 mcap_regs Struct Reference	. 16
3.22.1 Detailed Description	. 17
3.22.2 Field Documentation	. 17
3.22.2.1 valid	. 17
3.22.2.2 ext_cap_header	. 17
3.22.2.3 vendor_header	. 17

vi

3.22.2.4 fpga_jtag_id
3.22.2.5 fpga_bit_ver
3.22.2.6 status_reg
3.22.2.7 control_reg
3.22.2.8 wr_data_reg
3.22.2.9 rd_data_reg
3.23 mcap_reset_args Struct Reference
3.24 type1_header Union Reference
3.25 verbose_args Struct Reference
3.26 xvsec_cap_list_t Struct Reference
3.26.1 Detailed Description
3.26.2 Field Documentation
3.26.2.1 no_of_caps
3.26.2.2 cap_info
3.27 xvsec_cap_t Struct Reference
3.27.1 Detailed Description
3.27.2 Field Documentation
3.27.2.1 cap_id
3.27.2.2 cap_name
3.28 xvsec_capabilities Struct Reference
3.28.1 Detailed Description
3.28.2 Field Documentation
3.28.2.1 no_of_caps
3.28.2.2 capability_id
3.28.2.3 capability_offset
3.29 xvsec_dev Struct Reference
3.30 xvsec_fpga_cfg_regs_t Struct Reference
3.30.1 Detailed Description
3.30.2 Field Documentation
3.30.2.1 crc

CONTENTS vii

	3.30.2.2 far	22
	3.30.2.3 fdri	22
	3.30.2.4 fdro	22
	3.30.2.5 cmd	22
	3.30.2.6 ctl0	22
	3.30.2.7 mask	22
	3.30.2.8 stat	22
	3.30.2.9 lout	22
	3.30.2.10 cor0	23
	3.30.2.11 mfwr	23
	3.30.2.12 cbc	23
	3.30.2.13 idcode	23
	3.30.2.14 axss	23
	3.30.2.15 cor1	23
	3.30.2.16 wbstar	23
	3.30.2.17 timer	23
	3.30.2.18 scratchpad	23
	3.30.2.19 bootsts	23
	3.30.2.20 ctl1	24
	3.30.2.21 bspi	24
3.31 xvsec_	mcap_ctl_reg_t Struct Reference	24
3.31.1	Detailed Description	24
3.31.2	Field Documentation	24
	3.31.2.1 enable	24
	3.31.2.2 rd_enable	24
	3.31.2.3 reset	25
	3.31.2.4 module_reset	25
	3.31.2.5 req4mcap_pcie	25
	3.31.2.6 cfg_desgn_sw	25
	3.31.2.7 wr_reg_enable	25

viii CONTENTS

3.32 xvs	ec_mcap_reg	js_t Struct Refer	rence .	 	 	 	 	 	25
3.3	2.1 Detailed	Description .		 	 	 	 	 	25
3.3	2.2 Field Do	cumentation .		 	 	 	 	 	26
	3.32.2.1	cap_header		 	 	 	 	 	26
	3.32.2.2	vendor_heade	r	 	 	 	 	 	26
	3.32.2.3	fpga_jtag_id		 	 	 	 	 	26
	3.32.2.4	fpga_bitstream	n_ver .	 	 	 	 	 	26
	3.32.2.5	status_reg .		 	 	 	 	 	26
	3.32.2.6	control_reg .		 	 	 	 	 	26
	3.32.2.7	write_data_reo	g	 	 	 	 	 	26
	3.32.2.8	read_data_reg	<b>)</b>	 	 	 	 	 	26
3.33 xvs	ec_mcap_sts	_reg_t Struct Re	eference	 	 	 	 	 	26
3.3	3.1 Detailed	Description .		 	 	 	 	 	27
3.3	3.2 Field Do	cumentation .		 	 	 	 	 	27
	3.33.2.1	err		 	 	 	 	 	27
	3.33.2.2	eos		 	 	 	 	 	27
	3.33.2.3	read_complete	9	 	 	 	 	 	27
	3.33.2.4	read_count .		 	 	 	 	 	27
	3.33.2.5	fifo_ovfl		 	 	 	 	 	27
	3.33.2.6	fifo_occu		 	 	 	 	 	27
	3.33.2.7	req4mcap_rel		 	 	 	 	 	28
3.34 xvs	ec_ops Struc	t Reference .		 	 	 	 	 	28
3.35 xvs	ec_user_cont	text_t Struct Ref	erence.	 	 	 	 	 	28

CONTENTS

4	File	Docume	entation		29
	4.1	xvsec.h	n File Refe	rence	29
		4.1.1	Detailed	Description	31
		4.1.2	Macro De	efinition Documentation	31
			4.1.2.1	XVSEC_SUCCESS	31
			4.1.2.2	XVSEC_FAILURE	31
			4.1.2.3	XVSEC_ERR_NULL_POINTER	31
			4.1.2.4	XVSEC_ERR_INVALID_PARAM	31
			4.1.2.5	XVSEC_ERR_MUTEX_LOCK_FAIL	31
			4.1.2.6	XVSEC_ERR_MUTEX_UNLOCK_FAIL	31
			4.1.2.7	XVSEC_ERR_MEM_ALLOC_FAILED	31
			4.1.2.8	XVSEC_ERR_OPERATION_NOT_SUPPORTED	31
			4.1.2.9	XVSEC_ERR_BITSTREAM_PROGRAM	31
			4.1.2.10	XVSEC_ERR_LINUX_SYSTEM_CALL	32
			4.1.2.11	XVSEC_MAX_DEVICES_LIMIT_REACHED	32
			4.1.2.12	XVSEC_ERR_INVALID_FILE_FORMAT	32
			4.1.2.13	XVSEC_ERR_INVALID_OFFSET_ACCESS_COMBO	32
			4.1.2.14	XVSEC_ERR_CAPABILITY_ID_MISSING	32
			4.1.2.15	XVSEC_ERR_CAPABILITY_NOT_SUPPORTED	32
			4.1.2.16	XVSEC_ERR_INVALID_FPGA_REG_NUM	32
			4.1.2.17	XVSEC_ERR_INVALID_OFFSET	32
			4.1.2.18	MAX_CAPS_SUPPORTED	32
		4.1.3	Typedef I	Documentation	32
			4.1.3.1	xvsec_handle_t	32
		4.1.4	Enumera	tion Type Documentation	33
			4.1.4.1	access_type_t	33
		4.1.5	Function	Documentation	33
			4.1.5.1	xvsec_lib_init(int max_devices)	33
			4.1.5.2	xvsec_lib_deinit(void)	33
			4.1.5.3	xvsec_open(uint16_t bus_no, uint16_t dev_no, xvsec_handle_t *handle)	33

CONTENTS

		4.1.5.4	xvsec_close(xvsec_handle_t *handle)	34
		4.1.5.5	xvsec_get_cap_list(xvsec_handle_t *handle, xvsec_cap_list_t *cap_list)	34
		4.1.5.6	xvsec_show_device(xvsec_handle_t *handle)	34
		4.1.5.7	xvsec_mcap_reset(xvsec_handle_t *handle)	35
		4.1.5.8	xvsec_mcap_module_reset(xvsec_handle_t *handle)	35
		4.1.5.9	xvsec_mcap_full_reset(xvsec_handle_t *handle)	35
		4.1.5.10	xvsec_mcap_get_data_registers(xvsec_handle_t *handle, uint32_t data[4])	36
		4.1.5.11		36
		4.1.5.12		36
		4.1.5.13	xvsec_mcap_access_config_reg(xvsec_handle_t *handle, uint16_t offset, void *data, access_type_t access, bool write)	37
		4.1.5.14	<pre>xvsec_mcap_access_fpga_config_reg(xvsec_handle_t *handle, uint16_t offset, void *data, bool write)</pre>	37
		4.1.5.15	<pre>xvsec_mcap_configure_fpga(xvsec_handle_t *handle, char *partial_cfg_file, char *bitfile)</pre>	37
	4.1.6	Variable I	Documentation	38
		4.1.6.1	error_codes	38
4.2	xvsec_	_cdev.h File	Reference	38
	4.2.1	Detailed	Description	39
	4.2.2	Macro De	efinition Documentation	39
		4.2.2.1	XVSEC_IOC_MAGIC	39
		4.2.2.2	XVSEC_MINOR_BASE	39
		4.2.2.3	XVSEC_MINOR_COUNT	39
		4.2.2.4	XILINX_VENDOR_ID	39
		4.2.2.5	MCAP_EXT_CAP_ID	39
		4.2.2.6	MAX_CAPABILITIES_SUPPORTED	39
		4.2.2.7	IOC_XVSEC_GET_CAP_LIST	39
		4.2.2.8	IOC_MCAP_RESET	40
		4.2.2.9	IOC_MCAP_MODULE_RESET	40
		4.2.2.10	IOC_MCAP_FULL_RESET	40
		4.2.2.11	IOC_MCAP_GET_DATA_REGISTERS	40
		4.2.2.12	IOC_MCAP_GET_REGISTERS	40
		4.2.2.13	IOC_MCAP_GET_FPGA_REGISTERS	40
		4.2.2.14	IOC_MCAP_PROGRAM_BITSTREAM	40
		4.2.2.15	IOC_MCAP_READ_DEV_CFG_REG	40
		4.2.2.16	IOC_MCAP_WRITE_DEV_CFG_REG	40
		4.2.2.17	IOC_MCAP_READ_FPGA_CFG_REG	40
		4.2.2.18	IOC_MCAP_WRITE_FPGA_CFG_REG	41
		4.2.2.19	IOC_GET_DEVICE_INFO	41
	4.2.3	Enumera	tion Type Documentation	41
		4.2.3.1	bitstream_program_status	41
Index				43

## **Chapter 1**

## **Data Structure Index**

## 1.1 Data Structures

Here are the data structures with brief descriptions:

args	5
bitstream_file	_
MCAP bitstream parameters for programming	5
cfg_data	_
MCAP configuration parameters to perform read and writes	6
context	7
device_info	7
PCIe device information for verbose option	•
file_priv	9
fpga_cfg_access_reg	9
fpga_cfg_reg	_
FPGA configuration parameters to perform read and writes	9
fpga_cfg_reg_dump_args	10
fpga_cfg_regs	
FPGA configuration register set(See UG570 for more information)	10
handle_t	14
help_args	14
ioctl_ops	14
list_caps_args	14
mcap_access_reg	15
mcap_data_dump_args	15
mcap_full_reset_args	15
mcap_module_reset_args	15
mcap_ops	16
mcap_program_bitstream	16
mcap_reg_dump_args	16
mcap_regs	
MCAP register set	16
mcap_reset_args	18
type1_header	18
verbose_args	19
xvsec_cap_list_t	
Capability List	19
xvsec_cap_t	
Canability Information	19

2 Data Structure Index

xvsec_capabilities	
Xilinx Vendor Specific Capabilities	20
xvsec_dev	21
xvsec_fpga_cfg_regs_t	
FPGA Configuration Register set	21
xvsec_mcap_ctl_reg_t	
MCAP Control Register Fields	24
xvsec_mcap_regs_t	
MCAP Register set	25
xvsec_mcap_sts_reg_t	
MCAP Status Register Fields	26
xvsec_ops	28
xysec user context t	28

## Chapter 2

## File Index

## 2.1 File List

Here is a list of all documented files with brief descriptions:

ain.h
eap_ops.h
v/version.h
xvsec/version.h
ols/version.h
sec.h
This file contains the interface declarations of XVSEC User Space Library
sec_cdev.h
This file contains the interface declarations of XVSEC driver
sec_cdev_int.h
sec_int.h

File Index

## **Chapter 3**

## **Data Structure Documentation**

## 3.1 args Struct Reference

#### **Data Fields**

- uint16 t bus no
- uint16\_t dev\_no
- uint16\_t cap\_id
- bool parse\_err
- struct help\_args help
- struct verbose\_args verbose
- struct list\_caps\_args list\_caps
- struct mcap\_reset\_args reset
- struct mcap\_module\_reset\_args module\_reset
- struct mcap\_full\_reset\_args full\_reset
- struct mcap\_data\_dump\_args data\_dump
- struct mcap\_reg\_dump\_args reg\_dump
- struct fpga\_cfg\_reg\_dump\_args fpga\_reg\_dump
- struct mcap\_access\_reg access\_reg
- struct fpga\_cfg\_access\_reg fpga\_access\_reg
- struct mcap\_program\_bitstream program

The documentation for this struct was generated from the following file:

· main.h

## 3.2 bitstream\_file Struct Reference

```
#include <xvsec_cdev.h>
```

#### **Data Fields**

- char \* partial\_clr\_file
- char \* bitstream\_file
- enum bitstream\_program\_status status

## 3.2.1 Detailed Description

MCAP bitstream parameters for programming.

#### 3.2.2 Field Documentation

```
3.2.2.1 char* partial_clr_file
```

Partial clear bitstream file to program ultrascale devices

3.2.2.2 char\* bitstream\_file

bitstream file to program

3.2.2.3 enum bitstream\_program\_status status

Status of the bitstream programming

The documentation for this struct was generated from the following file:

xvsec\_cdev.h

## 3.3 cfg\_data Struct Reference

```
#include <xvsec_cdev.h>
```

## **Data Fields**

- char access
- uint16\_t offset
- uint32\_t data

## 3.3.1 Detailed Description

MCAP configuration parameters to perform read and writes.

#### 3.3.2 Field Documentation

3.3.2.1 char access

access field. 'b' for byte access, 'h'for half word access, 'w' for word access

3.4 context Struct Reference 7

```
3.3.2.2 uint16_t offset
```

VSEC address offset

```
3.3.2.3 uint32_t data
```

data field holds the information to write into the provided offset for Write operation. Holds the information at the provided offset for read operation

The documentation for this struct was generated from the following file:

xvsec\_cdev.h

#### 3.4 context Struct Reference

#### **Data Fields**

- dev\_t dev\_no
- int major\_no
- char name [20]
- struct class \* class
- struct cdev cdev
- struct device \* sys\_device
- struct pci\_dev \* pdev
- int mcap\_cap\_offset
- int fopen\_cnt
- struct xvsec\_capabilities capabilities

The documentation for this struct was generated from the following file:

· xvsec\_cdev\_int.h

## 3.5 device\_info Struct Reference

```
#include <xvsec_cdev.h>
```

## **Data Fields**

- · uint16\_t vendor\_id
- uint16\_t device\_id
- uint16\_t device\_no
- uint16\_t device\_fn
- uint16\_t subsystem\_vendor
- uint16\_t subsystem\_device
- uint16\_t class\_id
- uint32\_t is\_msi\_enabled
- uint32\_t is\_msix\_enabled
- int cfg\_size

## 3.5.1 Detailed Description

PCIe device information for verbose option.

#### 3.5.2 Field Documentation

3.5.2.1 uint16\_t vendor\_id

PCIe Vendor Identifier

3.5.2.2 uint16\_t device\_id

PCIe Device Identifier

3.5.2.3 uint16\_t device\_no

PCIe Device number

3.5.2.4 uint16\_t device\_fn

PCIe Device function

3.5.2.5 uint16\_t subsystem\_vendor

PCIe Subsystem Vendor Identifier

3.5.2.6 uint16\_t subsystem\_device

PCIe Subsystem Device Identifier

3.5.2.7 uint16\_t class\_id

PCIe Class Identifier

3.5.2.8 uint32\_t is\_msi\_enabled

Flag which indicates MSI enabled status

3.5.2.9 uint32\_t is\_msix\_enabled

Flag which indicates MSIx enabled status

3.5.2.10 int cfg\_size

Size of the PCIe Device configuration space

The documentation for this struct was generated from the following file:

• xvsec\_cdev.h

## 3.6 file\_priv Struct Reference

## **Data Fields**

void \* ctx

The documentation for this struct was generated from the following file:

· xvsec\_cdev\_int.h

## 3.7 fpga\_cfg\_access\_reg Struct Reference

#### **Data Fields**

- bool flag
- bool write
- char cmd
- uint16 t offset
- uint32\_t data

The documentation for this struct was generated from the following file:

• main.h

## 3.8 fpga\_cfg\_reg Struct Reference

```
#include <xvsec_cdev.h>
```

## **Data Fields**

- uint16\_t offset
- uint32\_t data

## 3.8.1 Detailed Description

FPGA configuration parameters to perform read and writes.

#### 3.8.2 Field Documentation

3.8.2.1 uint16\_t offset

FPGA configuration register number

3.8.2.2 uint32\_t data

data field holds the information to write into the provided offset for Write operation. Holds the information at the provided offset for read operation

The documentation for this struct was generated from the following file:

• xvsec\_cdev.h

## 3.9 fpga\_cfg\_reg\_dump\_args Struct Reference

**Data Fields** 

- bool flag
- xvsec\_fpga\_cfg\_regs\_t fpga\_cfg\_regs

The documentation for this struct was generated from the following file:

· main.h

## 3.10 fpga\_cfg\_regs Struct Reference

#include <xvsec\_cdev.h>

## **Data Fields**

- uint32\_t valid
- uint32\_t crc
- uint32 t far
- uint32\_t fdri
- uint32\_t fdro
- uint32\_t cmd
- uint32\_t ctl0
- uint32 t mask
- uint32\_t stat
- uint32\_t lout
- uint32\_t cor0
- uint32\_t mfwr
- uint32\_t cbc
- uint32\_t idcode
- uint32\_t axss
- uint32\_t cor1
- uint32\_t wbstar
- uint32\_t timer
- uint32\_t scratchpad
- uint32\_t bootsts
- uint32\_t ctl1
- uint32\_t bspi

## 3.10.1 Detailed Description

FPGA configuration register set(See UG570 for more information)

#### 3.10.2 Field Documentation

3.10.2.1 uint32\_t valid

Valid flag to indicate registers validity

3.10.2.2 uint32\_t crc

**CRC** Register

3.10.2.3 uint32\_t far

Frame Address Register

3.10.2.4 uint32\_t fdri

Frame Data Register, Input Register (write configuration data)

Device ID Register

3	3.10.2.5	uint32_t fdro
ı	Frame [	Oata Register, Output Register (read configuration data)
3	3.10.2.6	uint32_t cmd
(	Comma	nd Register
3	3.10.2.7	uint32_t ctl0
(	Control	Register 0
3	3.10.2.8	uint32_t mask
Mask Register for CTL0 and CTL1 Registers		
3	3.10.2.9	uint32_t stat
	Status F	Register
3	3.10.2.10	uint32_t lout
Legacy Output Register for Daisy Chain		
3	3.10.2.11	uint32_t cor0
(	Configu	ration Option Register 0
3	3.10.2.12	uint32_t mfwr
ľ	Multi Fra	ame Write Register
3	3.10.2.13	uint32_t cbc
I	Initial C	BC Value Register
3	3.10.2.14	uint32_t idcode

3.10.2.15 uint32_t axss		
User Access Register		
3.10.2.16 uint32_t cor1		
Configuration Option Register 1		
3.10.2.17		
Warm Boot Start Address Register		
3.10.2.18		
Watchdog Timer Register		
3.10.2.19 uint32_t scratchpad		
Scratch Pad Register for Dummy Read and Writes		
3.10.2.20 uint32_t bootsts		
Boot History Status Register		
3.10.2.21 uint32_t ctl1		
Control Register 1		
3.10.2.22 uint32_t bspi		
BPI/SPI Configuration Options Register  The documentation for this struct was generated from the following file:		
The documentation for this struct was generated from the following file:		

Generated by Doxygen

• xvsec\_cdev.h

## 3.11 handle\_t Struct Reference

#### **Data Fields**

- uint16\_t xvsec\_magic\_no
- uint8\_t bus\_no
- uint8\_t dev\_no
- uint16\_t index
- bool valid

The documentation for this struct was generated from the following file:

• xvsec\_int.h

## 3.12 help\_args Struct Reference

#### **Data Fields**

· bool flag

The documentation for this struct was generated from the following file:

· main.h

## 3.13 ioctl\_ops Struct Reference

## **Data Fields**

- uint32\_t cmd
- long(\* fpfunction )(struct file \*filep, uint32\_t cmd, unsigned long arg)

The documentation for this struct was generated from the following file:

• xvsec\_cdev\_int.h

## 3.14 list\_caps\_args Struct Reference

## **Data Fields**

- bool flag
- xvsec\_cap\_list\_t cap\_list

The documentation for this struct was generated from the following file:

· main.h

## 3.15 mcap\_access\_reg Struct Reference

#### **Data Fields**

- · bool flag
- · bool write
- · char access\_type
- uint16\_t offset
- uint32\_t data

The documentation for this struct was generated from the following file:

· main.h

## 3.16 mcap\_data\_dump\_args Struct Reference

#### **Data Fields**

- · bool flag
- uint32\_t mcap\_data\_reg [4]

The documentation for this struct was generated from the following file:

· main.h

## 3.17 mcap\_full\_reset\_args Struct Reference

## **Data Fields**

bool flag

The documentation for this struct was generated from the following file:

· main.h

## 3.18 mcap\_module\_reset\_args Struct Reference

## **Data Fields**

• bool flag

The documentation for this struct was generated from the following file:

main.h

## 3.19 mcap\_ops Struct Reference

#### **Data Fields**

- enum mcap\_operation op
- int(\* execute )(xvsec\_handle\_t \*xvsec\_handle, struct args \*args)

The documentation for this struct was generated from the following file:

· mcap\_ops.h

## 3.20 mcap\_program\_bitstream Struct Reference

#### **Data Fields**

- · bool flag
- char \* abs\_clr\_file
- char \* abs\_bit\_file

The documentation for this struct was generated from the following file:

· main.h

## 3.21 mcap\_reg\_dump\_args Struct Reference

#### **Data Fields**

- · bool flag
- xvsec\_mcap\_regs\_t mcap\_regs

The documentation for this struct was generated from the following file:

• main.h

## 3.22 mcap\_regs Struct Reference

#include <xvsec\_cdev.h>

## **Data Fields**

- uint32\_t valid
- uint32\_t ext\_cap\_header
- uint32\_t vendor\_header
- uint32\_t fpga\_jtag\_id
- uint32\_t fpga\_bit\_ver
- uint32\_t status\_reg
- uint32\_t control\_reg
- uint32\_t wr\_data\_reg
- uint32\_t rd\_data\_reg [4]

## 3.22.1 Detailed Description

MCAP register set.

#### 3.22.2 Field Documentation

3.22.2.1 uint32\_t valid

Valid flag to indicate registers validity

3.22.2.2 uint32\_t ext\_cap\_header

Extended capability header register

3.22.2.3 uint32\_t vendor\_header

Vendor Specific header register

3.22.2.4 uint32\_t fpga\_jtag\_id

FPGA JTAG ID register

3.22.2.5 uint32\_t fpga\_bit\_ver

FPGA bit-stream version register

3.22.2.6 uint32\_t status\_reg

Status Register

```
3.22.2.7 uint32_t control_reg
```

Control Register

```
3.22.2.8 uint32_t wr_data_reg
```

Write Data Register

```
3.22.2.9 uint32_t rd_data_reg[4]
```

Read Data Register: 4 data words

The documentation for this struct was generated from the following file:

xvsec\_cdev.h

## 3.23 mcap\_reset\_args Struct Reference

**Data Fields** 

· bool flag

The documentation for this struct was generated from the following file:

· main.h

## 3.24 type1\_header Union Reference

**Data Fields** 

```
struct {
    uint32_t word_count: 11
    uint32_t reserved02: 2
    uint32_t address: 5
    uint32_t reserved01: 9
    uint32_t opcode: 2
    uint32_t header_type: 3
};
```

• uint32\_t data

The documentation for this union was generated from the following file:

xvsec\_cdev\_int.h

## 3.25 verbose\_args Struct Reference

#### **Data Fields**

· bool flag

The documentation for this struct was generated from the following file:

· main.h

## 3.26 xvsec\_cap\_list\_t Struct Reference

```
#include <xvsec.h>
```

#### **Data Fields**

- uint16\_t no\_of\_caps
- xvsec\_cap\_t cap\_info [MAX\_CAPS\_SUPPORTED]

## 3.26.1 Detailed Description

Capability List.

#### 3.26.2 Field Documentation

3.26.2.1 uint16\_t no\_of\_caps

No of capabilities supported

3.26.2.2 xvsec\_cap\_t cap\_info[MAX\_CAPS\_SUPPORTED]

Capabilities Information

The documentation for this struct was generated from the following file:

· xvsec.h

## 3.27 xvsec\_cap\_t Struct Reference

#include <xvsec.h>

## **Data Fields**

- uint16\_t cap\_id
- char cap\_name [10]

## 3.27.1 Detailed Description

Capability Information.

#### 3.27.2 Field Documentation

3.27.2.1 uint16\_t cap\_id

Capability Identifier

3.27.2.2 char cap\_name[10]

## Capability Name

The documentation for this struct was generated from the following file:

· xvsec.h

## 3.28 xvsec\_capabilities Struct Reference

```
#include <xvsec_cdev.h>
```

#### **Data Fields**

- uint16\_t no\_of\_caps
- uint16\_t capability\_id [MAX\_CAPABILITIES\_SUPPORTED]
- uint16\_t capability\_offset [MAX\_CAPABILITIES\_SUPPORTED]

## 3.28.1 Detailed Description

Xilinx Vendor Specific Capabilities.

#### 3.28.2 Field Documentation

3.28.2.1 uint16\_t no\_of\_caps

Number of VSEC capabilities supported by the device

## 3.28.2.2 uint16\_t capability\_id[MAX\_CAPABILITIES\_SUPPORTED]

Capability ID Info

## 3.28.2.3 uint16\_t capability\_offset[MAX\_CAPABILITIES\_SUPPORTED]

Capability Offset Info in PCIe configuration space

The documentation for this struct was generated from the following file:

xvsec\_cdev.h

## 3.29 xvsec\_dev Struct Reference

#### **Data Fields**

- uint32\_t dev\_cnt
- struct context \* ctx

The documentation for this struct was generated from the following file:

· xvsec\_cdev\_int.h

## 3.30 xvsec\_fpga\_cfg\_regs\_t Struct Reference

#include <xvsec.h>

## **Data Fields**

- uint32\_t crc
- uint32\_t far
- uint32\_t fdri
- uint32\_t fdro
- uint32\_t cmd
- uint32\_t ctl0
- uint32\_t mask
- uint32\_t stat
- uint32\_t lout
- uint32\_t cor0
- uint32\_t mfwr
- uint32\_t cbc
- uint32\_t idcode
- uint32\_t axss
- uint32\_t cor1
- uint32\_t wbstar
- · uint32 t timer
- uint32\_t scratchpad
- uint32\_t bootsts
- uint32\_t ctl1
- uint32\_t bspi

Status Register

3.30.2.9 uint32\_t lout

Legacy Output Register for Daisy Chain

# 3.30.1 Detailed Description FPGA Configuration Register set. 3.30.2 Field Documentation 3.30.2.1 uint32\_t crc **CRC** Register 3.30.2.2 uint32\_t far Frame Address Register 3.30.2.3 uint32\_t fdri Frame Data Register, Input Register (write configuration data) 3.30.2.4 uint32\_t fdro Frame Data Register, Output Register (read configuration data) 3.30.2.5 uint32\_t cmd Command Register 3.30.2.6 uint32\_t ctl0 Control Register 0 3.30.2.7 uint32\_t mask Mask Register for CTL0 and CTL1 Registers 3.30.2.8 uint32\_t stat

3.30.2.10 uint32\_t cor0 Configuration Option Register 0 3.30.2.11 uint32\_t mfwr Multi Frame Write Register 3.30.2.12 uint32\_t cbc Initial CBC Value Register 3.30.2.13 uint32\_t idcode Device ID Register 3.30.2.14 uint32\_t axss User Access Register 3.30.2.15 uint32\_t cor1 Configuration Option Register 1 3.30.2.16 uint32\_t wbstar Warm Boot Start Address Register 3.30.2.17 uint32\_t timer Watchdog Timer Register 3.30.2.18 uint32\_t scratchpad Scratch Pad Register for Dummy Read and Writes

Generated by Doxygen

3.30.2.19 uint32\_t bootsts

**Boot History Status Register** 

```
24
3.30.2.20 uint32_t ctl1
Control Register 1
3.30.2.21 uint32_t bspi
BPI/SPI Configuration Options Register
The documentation for this struct was generated from the following file:
    xvsec.h
```

#### 3.31 xvsec\_mcap\_ctl\_reg\_t Struct Reference

```
#include <xvsec.h>
```

## **Data Fields**

```
• uint32_t enable: 1
• uint32_t rd_enable: 1
• uint32_t reserved01: 2
• uint32_t reset: 1
• uint32_t module_reset: 1
• uint32_t reserved02: 2
• uint32_t req4mcap_pcie: 1
• uint32_t reserved03: 3
• uint32_t cfg_desgn_sw: 1
• uint32_t reserved04: 3
• uint32_t wr_reg_enable: 1
• uint32_t reserved05: 15
```

## 3.31.1 Detailed Description

MCAP Control Register Fields.

#### 3.31.2 Field Documentation

3.31.2.1 uint32\_t enable

MCAP Module Enable

3.31.2.2 uint32\_t rd\_enable

MCAP Read Enable to perform FPGA CFG Read operation

3.31.2.3 uint32\_t reset

MCAP Configurable Region Reset

3.31.2.4 uint32\_t module\_reset

MCAP Module Reset

3.31.2.5 uint32\_t req4mcap\_pcie

Request for gaining access to configurable region

3.31.2.6 uint32\_t cfg\_desgn\_sw

MCAP Design Switch : Must be SET after loading bitstream

3.31.2.7 uint32\_t wr\_reg\_enable

MCAP Write Register Enable

The documentation for this struct was generated from the following file:

xvsec.h

## 3.32 xvsec\_mcap\_regs\_t Struct Reference

#include <xvsec.h>

#### **Data Fields**

- uint32\_t cap\_header
- uint32\_t vendor\_header
- uint32\_t fpga\_jtag\_id
- uint32\_t fpga\_bitstream\_ver
- uint32\_t status\_reg
- uint32\_t control\_reg
- uint32\_t write\_data\_reg
- uint32\_t read\_data\_reg [4]

## 3.32.1 Detailed Description

MCAP Register set.

3.32.2 Field Documentation

3.32.2.1 uint32\_t cap\_header

Extended capability header register

3.32.2.2 uint32\_t vendor\_header

Vendor Specific header register

3.32.2.3 uint32\_t fpga\_jtag\_id

FPGA JTAG ID register

3.32.2.4 uint32\_t fpga\_bitstream\_ver

FPGA bit-stream version register

3.32.2.5 uint32\_t status\_reg

Status Register

3.32.2.6 uint32\_t control\_reg

Control Register

3.32.2.7 uint32\_t write\_data\_reg

Write Data Register

3.32.2.8 uint32\_t read\_data\_reg[4]

Read Data Register: 4 data words

The documentation for this struct was generated from the following file:

xvsec.h

## 3.33 xvsec\_mcap\_sts\_reg\_t Struct Reference

#include <xvsec.h>

# **Data Fields**

```
uint32_t err: 1
uint32_t eos: 1
uint32_t reserved01: 2
uint32_t read_complete: 1
uint32_t read_count: 3
uint32_t fifo_ovfl: 1
uint32_t reserved02: 3
uint32_t fifo_occu: 4
uint32_t reserved03: 8
uint32_t req4mcap_rel: 1
uint32_t reserved04: 7
```

# 3.33.1 Detailed Description

MCAP Status Register Fields.

# 3.33.2 Field Documentation

3.33.2.1 uint32\_t err

Error

3.33.2.2 uint32\_t eos

End of Startup Signal

3.33.2.3 uint32\_t read\_complete

MCAP Read complete flag

3.33.2.4 uint32\_t read\_count

MCAP Read word count

3.33.2.5 uint32\_t fifo\_ovfl

MCAP Write Buffer FIFO overflow

3.33.2.6 uint32\_t fifo\_occu

MCAP Write Buffer FIFO Occupency

3.33.2.7 uint32\_t req4mcap\_rel

MCAP Request for Release Flag

The documentation for this struct was generated from the following file:

xvsec.h

# 3.34 xvsec\_ops Struct Reference

# **Data Fields**

- enum xvsec\_operation op
- int(\* execute )(xvsec\_handle\_t \*xvsec\_handle, struct args \*args)

The documentation for this struct was generated from the following file:

• main.h

# 3.35 xvsec\_user\_context\_t Struct Reference

#### **Data Fields**

- xvsec\_handle\_t \* handle
- int fd
- pthread\_mutex\_t mutex

The documentation for this struct was generated from the following file:

· xvsec\_int.h

# **Chapter 4**

# **File Documentation**

# 4.1 xvsec.h File Reference

```
#include <stdio.h>
#include <stdib.h>
#include <stdint.h>
#include <stdbool.h>
#include <string.h>
#include <pthread.h>
#include <errno.h>
#include <sys/types.h>
#include <sys/stat.h>
#include <fcntl.h>
#include <unistd.h>
#include <sys/ioctl.h>
#include <byteswap.h>
```

## **Data Structures**

- struct xvsec\_cap\_t
- struct xvsec\_cap\_list\_t
- struct xvsec\_mcap\_sts\_reg\_t
- struct xvsec\_mcap\_ctl\_reg\_t
- struct xvsec\_mcap\_regs\_t
- struct xvsec\_fpga\_cfg\_regs\_t

#### **Macros**

- #define XVSEC\_SUCCESS (0)
- #define XVSEC\_FAILURE (-1)
- #define XVSEC\_ERR\_NULL\_POINTER (-2)
- #define XVSEC\_ERR\_INVALID\_PARAM (-3)
- #define XVSEC\_ERR\_MUTEX\_LOCK\_FAIL (-4)
- #define XVSEC\_ERR\_MUTEX\_UNLOCK\_FAIL (-5)
- #define XVSEC\_ERR\_MEM\_ALLOC\_FAILED (-6)
- #define XVSEC\_ERR\_OPERATION\_NOT\_SUPPORTED (-7)

```
#define XVSEC_ERR_BITSTREAM_PROGRAM (-8)
#define XVSEC_ERR_LINUX_SYSTEM_CALL (-9)
#define XVSEC_MAX_DEVICES_LIMIT_REACHED (-10)
#define XVSEC_ERR_INVALID_FILE_FORMAT (-11)
#define XVSEC_ERR_INVALID_OFFSET_ACCESS_COMBO (-12)
#define XVSEC_ERR_CAPABILITY_ID_MISSING (-13)
#define XVSEC_ERR_CAPABILITY_NOT_SUPPORTED (-13)
#define XVSEC_ERR_INVALID_FPGA_REG_NUM (-14)
#define XVSEC_ERR_INVALID_OFFSET (-15)
#define MAX_CAPS_SUPPORTED (10)
```

## **Typedefs**

```
typedef uint64_t xvsec_handle_t
typedef enum access_type_t access_type_t
typedef struct xvsec_cap_t xvsec_cap_t
typedef struct xvsec_cap_list_t xvsec_cap_list_t
typedef struct xvsec_mcap_sts_reg_t xvsec_mcap_sts_reg_t
typedef struct xvsec_mcap_ctl_reg_t xvsec_mcap_ctl_reg_t
typedef struct xvsec_mcap_regs_t xvsec_mcap_regs_t
typedef struct xvsec_fpga_cfg_regs_t xvsec_fpga_cfg_regs_t
```

#### **Enumerations**

```
    enum access_type_t {
        ACCESS_BYTE = 0,
        ACCESS_SHORT,
        ACCESS_WORD }
```

#### **Functions**

```
    int xvsec_lib_init (int max_devices)

    int xvsec lib deinit (void)

int xvsec_open (uint16_t bus_no, uint16_t dev_no, xvsec_handle_t *handle)
int xvsec_close (xvsec_handle_t *handle)

    int xvsec_get_cap_list (xvsec_handle_t *handle, xvsec_cap_list_t *cap_list)

• int xvsec show device (xvsec handle t *handle)

    int xvsec mcap reset (xvsec handle t *handle)

    int xvsec_mcap_module_reset (xvsec_handle_t *handle)

    int xvsec mcap full reset (xvsec handle t *handle)

    int xvsec_mcap_get_data_registers (xvsec_handle_t *handle, uint32_t data[4])

    int xvsec_mcap_get_registers (xvsec_handle_t *handle, xvsec_mcap_regs_t *mcap_regs)

    int xvsec mcap get fpga registers (xvsec handle t *handle, xvsec fpga cfg regs t *fpga cfg regs)

    int xvsec_mcap_access_config_reg (xvsec_handle_t *handle, uint16_t offset, void *data, access_type_←

 t access, bool write)

    int xvsec mcap access fpga config reg (xvsec handle t *handle, uint16 t offset, void *data, bool write)

    int xvsec_mcap_configure_fpga (xvsec_handle_t *handle, char *partial_cfg_file, char *bitfile)
```

#### **Variables**

const char \* error\_codes []

4.1 xvsec.h File Reference 31

# 4.1.1 Detailed Description

This file contains the interface declarations of XVSEC User Space Library.

4.1.2 Macro Definition Documentation

4.1.2.1 #define XVSEC\_SUCCESS (0)

XVSEC API Return Value: Indicates Success of API call

4.1.2.2 #define XVSEC\_FAILURE (-1)

XVSEC API Return Value: Indicates Failure of API call

4.1.2.3 #define XVSEC\_ERR\_NULL\_POINTER (-2)

XVSEC API Return Value: Indicates one or more NULL pointer passed as parameter

4.1.2.4 #define XVSEC\_ERR\_INVALID\_PARAM (-3)

XVSEC API Return Value: Indicates one or more invalid parameters passed

4.1.2.5 #define XVSEC\_ERR\_MUTEX\_LOCK\_FAIL (-4)

XVSEC API Return Value : Indicates mutex lock failed

4.1.2.6 #define XVSEC\_ERR\_MUTEX\_UNLOCK\_FAIL (-5)

XVSEC API Return Value: Indicates mutex unlock failed while trying to release

4.1.2.7 #define XVSEC\_ERR\_MEM\_ALLOC\_FAILED (-6)

XVSEC API Return Value : Indicates memory allocation failed

4.1.2.8 #define XVSEC\_ERR\_OPERATION\_NOT\_SUPPORTED (-7)

XVSEC API Return Value: Indicates the requested operation is not supported

4.1.2.9 #define XVSEC\_ERR\_BITSTREAM\_PROGRAM (-8)

XVSEC API Return Value : Indicates BitStream programming Failed

4.1.2.10 #define XVSEC\_ERR\_LINUX\_SYSTEM\_CALL (-9)

XVSEC API Return Value: Indicates one of the linux system call Failed

4.1.2.11 #define XVSEC\_MAX\_DEVICES\_LIMIT\_REACHED (-10)

XVSEC API Return Value: Indicates No more devices present to open

4.1.2.12 #define XVSEC\_ERR\_INVALID\_FILE\_FORMAT (-11)

XVSEC API Return Value: Indicates unsupported file format provided

4.1.2.13 #define XVSEC\_ERR\_INVALID\_OFFSET\_ACCESS\_COMBO (-12)

XVSEC API Return Value: Indicates Offset and Access combination is incorrect (Ex: u16 needs an even offset, u32 needs an offset divisible by 4

4.1.2.14 #define XVSEC\_ERR\_CAPABILITY\_ID\_MISSING (-13)

XVSEC API Return Value: Indicates Capability ID is not provided

4.1.2.15 #define XVSEC\_ERR\_CAPABILITY\_NOT\_SUPPORTED (-13)

XVSEC API Return Value: Indicates Capability ID is not supported

4.1.2.16 #define XVSEC\_ERR\_INVALID\_FPGA\_REG\_NUM (-14)

XVSEC API Return Value : Indicates FPGA CFG Register number provided is invalid (or) access to the requested register is prohibited

4.1.2.17 #define XVSEC\_ERR\_INVALID\_OFFSET (-15)

XVSEC API Return Value: Indicates Provided VSEC Offset is invalid

4.1.2.18 #define MAX\_CAPS\_SUPPORTED (10)

Maximum supported Capability ID by the Library

4.1.3 Typedef Documentation

4.1.3.1 typedef uint64\_t xvsec\_handle\_t

Unique XVSEC handle per device. This handle is needed for all XVSEC operations

4.1 xvsec.h File Reference 33

# 4.1.4 Enumeration Type Documentation

```
4.1.4.1 enum access_type_t
```

Register/Offset Access Type(Byte/Short/Word)

#### Enumerator

```
ACCESS_BYTE 8 bits access (read/write)

ACCESS_SHORT 16 bits access (read/write)

ACCESS_WORD 32 bits access (read/write)
```

#### 4.1.5 Function Documentation

4.1.5.1 int xvsec\_lib\_init ( int max\_devices )

xvsec\_lib\_init() - Initializes the XVSEC Library by allocating memory to support requested number of devices

#### **Parameters**

	in	max_devices	Maximum devices to support
--	----	-------------	----------------------------

#### Returns

XVSEC\_SUCCESS : Success

XVSEC\_ERR\_MEM\_ALLOC\_FAILED : Failure XVSEC\_ERR\_LINUX\_SYSTEM\_CALL : Filure

4.1.5.2 int xvsec\_lib\_deinit ( void )

xvsec\_lib\_deinit() - De-initializes the XVSEC Library by freeing allocated memory and clearing the context

#### **Parameters**

none

#### Returns

```
XVSEC_SUCCESS: Success
```

XVSEC\_ERR\_LINUX\_SYSTEM\_CALL : Failure

4.1.5.3 int xvsec\_open ( uint16\_t bus\_no, uint16\_t dev\_no, xvsec\_handle\_t \* handle )

xvsec\_open() - Opens XVSEC character device which is dedicated to the given bus number and device number and returns a unique handle to access the device

#### **Parameters**

in	bus_no	PCle bus number on which device sits
in	dev_no	Device number in the PCIe bus
out	handle	Unique handle returned to access the device

#### Returns

XVSEC SUCCESS: Success

XVSEC\_ERR\_INVALID\_PARAM: Failure

XVSEC\_MAX\_DEVICES\_LIMIT\_REACHED : Failure XVSEC\_ERR\_LINUX\_SYSTEM\_CALL : Failure

XVSEC\_ERR\_OPERATION\_NOT\_SUPPORTED: Failure

4.1.5.4 int xvsec\_close ( xvsec handle t \* handle )

xvsec\_close() - Closes XVSEC character device of provided handle

#### **Parameters**

i	ı	handle	Unique handle to access the device	
---	---	--------	------------------------------------	--

#### Returns

XVSEC SUCCESS: Success

XVSEC\_ERR\_NULL\_POINTER: Failure

XVSEC\_ERR\_OPERATION\_NOT\_SUPPORTED: Failure

XVSEC\_ERR\_LINUX\_SYSTEM\_CALL: Failure

 $4.1.5.5 \quad \text{int } xvsec\_get\_cap\_list ( \ xvsec\_handle\_t * \textit{handle}, \ xvsec\_cap\_list\_t * \textit{cap\_list} \ )$ 

xvsec get cap list() - Returns the supported VSEC capabilities of the given handle

#### **Parameters**

in	handle	Unique handle to access the device
out	cap_list	Supported capability list

# Returns

XVSEC\_SUCCESS : Success

 ${\sf XVSEC\_ERR\_INVALID\_PARAM:Failure}$ 

XVSEC\_ERR\_OPERATION\_NOT\_SUPPORTED: Failure

XVSEC ERR LINUX SYSTEM CALL: Failure

4.1.5.6 int xvsec\_show\_device ( xvsec\_handle\_t \* handle )

xvsec\_show\_device() - Shows the device information of the given handle

4.1 xvsec.h File Reference 35

#### **Parameters**

	in	handle	Unique handle to access the device
--	----	--------	------------------------------------

#### Returns

XVSEC\_SUCCESS: Success

XVSEC\_ERR\_INVALID\_PARAM : Failure

XVSEC\_ERR\_OPERATION\_NOT\_SUPPORTED : Failure

XVSEC\_ERR\_LINUX\_SYSTEM\_CALL: Failure

4.1.5.7 int xvsec\_mcap\_reset ( xvsec\_handle\_t \* handle )

xvsec\_mcap\_reset() - Resets the configuration logic of the given handle

#### **Parameters**

	in	handle	Unique handle to access the device	
--	----	--------	------------------------------------	--

#### Returns

XVSEC SUCCESS: Success

XVSEC\_ERR\_INVALID\_PARAM : Failure

XVSEC\_ERR\_OPERATION\_NOT\_SUPPORTED : Failure

XVSEC\_ERR\_LINUX\_SYSTEM\_CALL: Failure

4.1.5.8 int xvsec\_mcap\_module\_reset ( xvsec\_handle\_t \* handle )

xvsec\_mcap\_module\_reset() - Resets the MCAP module of the given handle

#### **Parameters**

in	handle	Unique handle to access the device
----	--------	------------------------------------

#### Returns

 ${\sf XVSEC\_SUCCESS}: Success$ 

XVSEC\_ERR\_INVALID\_PARAM : Failure

XVSEC\_ERR\_OPERATION\_NOT\_SUPPORTED: Failure

XVSEC ERR LINUX SYSTEM CALL: Failure

4.1.5.9 int xvsec\_mcap\_full\_reset ( xvsec\_handle\_t \* handle )

xvsec\_mcap\_full\_reset() - Resets bothconfiguration logic & MCAP module of the given handle

#### **Parameters**

in	handle	Unique handle to access the device
----	--------	------------------------------------

#### Returns

XVSEC\_SUCCESS: Success

XVSEC\_ERR\_INVALID\_PARAM : Failure

XVSEC\_ERR\_OPERATION\_NOT\_SUPPORTED : Failure

XVSEC\_ERR\_LINUX\_SYSTEM\_CALL: Failure

4.1.5.10 int xvsec\_mcap\_get\_data\_registers ( xvsec\_handle\_t \* handle, uint32\_t data[4] )

xvsec\_mcap\_get\_data\_registers() - Returns the MCAP read data registers

#### **Parameters**

in	handle	Unique handle to access the device
out	data[]	MCAP read data register values

#### Returns

XVSEC\_SUCCESS: Success

XVSEC\_ERR\_INVALID\_PARAM : Failure

XVSEC ERR OPERATION NOT SUPPORTED: Failure

XVSEC\_ERR\_LINUX\_SYSTEM\_CALL: Failure

4.1.5.11 int xvsec\_mcap\_get\_registers ( xvsec\_handle\_t \* handle, xvsec\_mcap\_regs\_t \* mcap\_regs )

xvsec\_mcap\_get\_registers() - Returns the MCAP register set

#### **Parameters**

in	handle	Unique handle to access the device
out	mcap_regs	MCAP register values

#### Returns

XVSEC SUCCESS: Success

XVSEC\_ERR\_INVALID\_PARAM : Failure

 ${\tt XVSEC\_ERR\_OPERATION\_NOT\_SUPPORTED: Failure}$ 

XVSEC ERR LINUX SYSTEM CALL: Failure

4.1.5.12 int xvsec\_mcap\_get\_fpga\_registers ( xvsec\_handle\_t \* handle, xvsec\_fpga\_cfg\_regs\_t \* fpga\_cfg\_regs )

xvsec\_mcap\_get\_fpga\_registers() - Returns the FPGA configuration register set

4.1 xvsec.h File Reference 37

#### **Parameters**

in	handle	Unique handle to access the device
out	fpga_cfg_regs	FPGA configuration register values

#### Returns

XVSEC SUCCESS: Success

XVSEC\_ERR\_INVALID\_PARAM : Failure

XVSEC ERR OPERATION NOT SUPPORTED: Failure

XVSEC\_ERR\_LINUX\_SYSTEM\_CALL: Failure

4.1.5.13 int xvsec\_mcap\_access\_config\_reg ( xvsec\_handle\_t \* handle, uint16\_t offset, void \* data, access\_type\_t access, bool write )

xvsec\_mcap\_access\_config\_reg() - Performs read/write operations on the MCAP register set

#### **Parameters**

in	handle	Unique handle to access the device
in	offset	Register address offset from MCAP Base address

4.1.5.14 int xvsec\_mcap\_access\_fpga\_config\_reg ( xvsec\_handle\_t \* handle, uint16\_t offset, void \* data, bool write )

xvsec\_mcap\_access\_fpga\_config\_reg() - Performs read/write operations on the FPGA configuration register set

# Parameters

in	handle	Unique handle to access the device
in	offset	Register address offset from MCAP Base address

4.1.5.15 int xvsec\_mcap\_configure\_fpga (  $xvsec_handle_t*handle_t$  char \*  $partial\_cfg\_file_t$  char \*  $partial\_cf$ 

xvsec\_mcap\_configure\_fpga() - Performs bitstream programming on FPGA

#### **Parameters**

in	handle	Unique handle to access the device	
in	partial_cfg_file	Partial Clear bitstream file	
in	bitfile	Bitstream file	

#### Returns

XVSEC\_SUCCESS : Success

XVSEC\_ERR\_INVALID\_PARAM: Failure

XVSEC\_ERR\_OPERATION\_NOT\_SUPPORTED: Failure

XVSEC\_ERR\_LINUX\_SYSTEM\_CALL : Failure XVSEC\_ERR\_INVALID\_FPGA\_REG\_NUM : Failure

#### 4.1.6 Variable Documentation

4.1.6.1 const char\* error\_codes[]

Error codes in human readable form

# 4.2 xvsec cdev.h File Reference

#### **Data Structures**

- · struct mcap regs
- · struct bitstream\_file
- · struct cfg\_data
- · struct fpga cfg reg
- struct fpga\_cfg\_regs
- struct device\_info
- struct xvsec\_capabilities

#### **Macros**

- #define XVSEC\_IOC\_MAGIC 'm'
- #define XVSEC\_MINOR\_BASE (0)
- #define XVSEC\_MINOR\_COUNT (1)
- #define XILINX\_VENDOR\_ID (uint16\_t)(0x10ee)
- #define MCAP\_EXT\_CAP\_ID (uint16\_t)(0x000B)
- #define MAX\_CAPABILITIES\_SUPPORTED 10
- #define IOC\_XVSEC\_GET\_CAP\_LIST\_IOW(XVSEC\_IOC\_MAGIC, 0, struct xvsec\_capabilities \*)
- #define IOC MCAP RESET IO(XVSEC IOC MAGIC, 1)
- #define IOC\_MCAP\_MODULE\_RESET\_IO(XVSEC\_IOC\_MAGIC, 2)
- #define IOC\_MCAP\_FULL\_RESET\_IO(XVSEC\_IOC\_MAGIC, 3)
- #define IOC\_MCAP\_GET\_DATA\_REGISTERS\_IOR(XVSEC\_IOC\_MAGIC, 4, uint32\_t \*)
- #define IOC\_MCAP\_GET\_REGISTERS\_IOR(XVSEC\_IOC\_MAGIC, 5, struct mcap\_regs \*)
- #define IOC\_MCAP\_GET\_FPGA\_REGISTERS\_IOR(XVSEC\_IOC\_MAGIC, 6, struct mcap\_regs \*)
- #define IOC\_MCAP\_PROGRAM\_BITSTREAM\_IOWR(XVSEC\_IOC\_MAGIC, 7, struct bitstream\_file \*)
- #define IOC\_MCAP\_READ\_DEV\_CFG\_REG\_IOWR(XVSEC\_IOC\_MAGIC, 8, struct cfg\_data \*)
- #define IOC\_MCAP\_WRITE\_DEV\_CFG\_REG\_IOWR(XVSEC\_IOC\_MAGIC, 9, struct cfg\_data \*)
- #define IOC\_MCAP\_READ\_FPGA\_CFG\_REG\_IOWR(XVSEC\_IOC\_MAGIC, 10, struct fpga\_cfg\_reg \*)
- #define IOC MCAP WRITE FPGA CFG REG IOWR(XVSEC IOC MAGIC, 11, struct fpga cfg reg \*)
- #define IOC\_GET\_DEVICE\_INFO \_IOWR(XVSEC\_IOC\_MAGIC, 12, struct device\_info \*)

#### **Enumerations**

```
    enum bitstream_program_status {
        MCAP_BITSTREAM_PROGRAM_SUCCESS = 0,
        MCAP_BITSTREAM_PROGRAM_FAILURE = 1 }
```

#### 4.2.1 Detailed Description

This file contains the interface declarations of XVSEC driver.

#### 4.2.2 Macro Definition Documentation

4.2.2.1 #define XVSEC\_IOC\_MAGIC 'm'

XVSEC ioctl magic character

4.2.2.2 #define XVSEC\_MINOR\_BASE (0)

XVSEC char device first minor number

4.2.2.3 #define XVSEC\_MINOR\_COUNT (1)

XVSEC char device total minor numbers count

4.2.2.4 #define XILINX\_VENDOR\_ID (uint16\_t)(0x10ee)

XILINX PCIe vendor ID

4.2.2.5 #define MCAP\_EXT\_CAP\_ID (uint16\_t)(0x000B)

XILINX PCIe vendor specific capability ID

4.2.2.6 #define MAX\_CAPABILITIES\_SUPPORTED 10

Maximum Supported capabilities by the driver

4.2.2.7 #define IOC\_XVSEC\_GET\_CAP\_LIST\_IOW(XVSEC\_IOC\_MAGIC, 0, struct xvsec\_capabilities \*)

ioctl code for retrieving the XVSEC capability list

```
4.2.2.8 #define IOC_MCAP_RESET_IO(XVSEC_IOC_MAGIC, 1)
ioctl code for performing MCAP configuration logic reset
4.2.2.9 #define IOC_MCAP_MODULE_RESET_IO(XVSEC_IOC_MAGIC, 2)
ioctl code for performing MCAP Module reset
4.2.2.10 #define IOC_MCAP_FULL_RESET_IO(XVSEC_IOC_MAGIC, 3)
ioctl code for performing both configuration logic & Module reset
4.2.2.11 #define IOC_MCAP_GET_DATA_REGISTERS_IOR(XVSEC_IOC_MAGIC, 4, uint32_t *)
ioctl code for retrieving the MCAP Read Data Registers
4.2.2.12 #define IOC MCAP GET REGISTERS_IOR(XVSEC_IOC_MAGIC, 5, struct mcap_regs *)
ioctl code for retrieving the MCAP Registers
4.2.2.13 #define IOC_MCAP_GET_FPGA_REGISTERS_IOR(XVSEC_IOC_MAGIC, 6, struct mcap_regs *)
ioctl code for retrieving the FPGA configuration Registers
4.2.2.14 #define IOC_MCAP_PROGRAM_BITSTREAM_IOWR(XVSEC_IOC_MAGIC, 7, struct bitstream_file *)
ioctl code for programming the bitstream
4.2.2.15 #define IOC_MCAP_READ_DEV_CFG_REG_IOWR(XVSEC_IOC_MAGIC, 8, struct cfg_data *)
ioctl code for reading an MCAP VSEC register
4.2.2.16 #define IOC MCAP WRITE DEV CFG REG_IOWR(XVSEC_IOC_MAGIC, 9, struct cfg_data *)
ioctl code for Writing to an MCAP VSEC register
4.2.2.17 #define IOC_MCAP_READ_FPGA_CFG_REG_IOWR(XVSEC_IOC_MAGIC, 10, struct fpga_cfg_reg *)
ioctl code for reading an FPGA CFG register
```

4.2.2.18 #define IOC\_MCAP\_WRITE\_FPGA\_CFG\_REG\_IOWR(XVSEC\_IOC\_MAGIC, 11, struct fpga\_cfg\_reg \*)

ioctl code for writing to an FPGA CFG register

4.2.2.19 #define IOC\_GET\_DEVICE\_INFO \_IOWR(XVSEC\_IOC\_MAGIC, 12, struct device\_info \*)

ioctl code for retrieving the Device information

- 4.2.3 Enumeration Type Documentation
- 4.2.3.1 enum bitstream\_program\_status

program status(Success/Failure)

Enumerator

MCAP\_BITSTREAM\_PROGRAM\_SUCCESSProgramming Success IndicationMCAP\_BITSTREAM\_PROGRAM\_FAILUREProgramming Failure Indication

# Index

ACCESS_BYTE	device_info, 8
xvsec.h, 33	class_id
ACCESS_SHORT	device_info, 8
xvsec.h, 33	cmd
ACCESS_WORD	fpga_cfg_regs, 12
xvsec.h, 33	xvsec_fpga_cfg_regs_t, 22
access	context, 7
cfg_data, 6	control_reg
access_type_t	mcap_regs, 17
xvsec.h, 33	xvsec_mcap_regs_t, 26
args, 5	cor0
axss	fpga_cfg_regs, 12
fpga_cfg_regs, 12	xvsec_fpga_cfg_regs_t, 22
xvsec_fpga_cfg_regs_t, 23	cor1
	fpga_cfg_regs, 13
bitstream_file, 5	xvsec_fpga_cfg_regs_t, 23
bitstream_file, 6	crc
partial_clr_file, 6	fpga_cfg_regs, 11
status, 6	xvsec_fpga_cfg_regs_t, 22
bitstream_program_status	ctIO
xvsec_cdev.h, 41	fpga_cfg_regs, 12
bootsts	xvsec_fpga_cfg_regs_t, 22
fpga_cfg_regs, 13	ctl1
xvsec_fpga_cfg_regs_t, 23	fpga_cfg_regs, 13
bspi	xvsec_fpga_cfg_regs_t, 23
fpga_cfg_regs, 13	=10 = 0= 0 = 7
xvsec_fpga_cfg_regs_t, 24	data
	cfg_data, 7
cap_header	fpga_cfg_reg, 10
xvsec_mcap_regs_t, 26	device_fn
cap_id	device_info, 8
xvsec_cap_t, 20	device_id
cap_info	device_info, 8
xvsec_cap_list_t, 19	device_info, 7
cap_name	cfg_size, 8
xvsec_cap_t, 20	class_id, 8
capability_id	device_fn, 8
xvsec_capabilities, 20	device_id, 8
capability_offset	device_no, 8
xvsec_capabilities, 21	is_msi_enabled, 8
cbc	is_msix_enabled, 8
fpga_cfg_regs, 12	subsystem_device, 8
xvsec_fpga_cfg_regs_t, 23	subsystem_vendor, 8
cfg_data, 6	vendor_id, 8
access, 6	device_no
data, 7	device_info, 8
offset, 6	_ :
cfg_desgn_sw	enable
xvsec_mcap_ctl_reg_t, 25	
xvsec_incap_cti_reg_t, 25	xvsec_mcap_ctl_reg_t, 24
cfg_size	

xvsec_mcap_sts_reg_t, 27	help_args, 14
err xvsec mcap sts reg t, 27	IOC_GET_DEVICE_INFO
error_codes	xvsec cdev.h, 41
xvsec.h, 38	IOC MCAP FULL RESET
	xvsec_cdev.h, 40
ext_cap_header	IOC_MCAP_GET_DATA_REGISTERS
mcap_regs, 17	xvsec_cdev.h, 40
far	IOC_MCAP_GET_FPGA_REGISTERS
fpga_cfg_regs, 11	xvsec_cdev.h, 40
xvsec_fpga_cfg_regs_t, 22	IOC_MCAP_GET_REGISTERS
fdri	xvsec_cdev.h, 40
fpga_cfg_regs, 11	IOC MCAP MODULE RESET
xvsec_fpga_cfg_regs_t, 22	xvsec_cdev.h, 40
fdro	IOC_MCAP_PROGRAM_BITSTREAM
fpga_cfg_regs, 11	xvsec_cdev.h, 40
xvsec_fpga_cfg_regs_t, 22	IOC MCAP READ DEV CFG REG
fifo_occu	xvsec_cdev.h, 40
xvsec_mcap_sts_reg_t, 27	IOC_MCAP_READ_FPGA_CFG_REG
fifo_ovfl	xvsec_cdev.h, 40
xvsec_mcap_sts_reg_t, 27	IOC_MCAP_RESET
file_priv, 9	
fpga_bit_ver	xvsec_cdev.h, 39 IOC_MCAP_WRITE_DEV_CFG_REG
mcap_regs, 17	
fpga_bitstream_ver	xvsec_cdev.h, 40
	IOC_MCAP_WRITE_FPGA_CFG_REG
xvsec_mcap_regs_t, 26	xvsec_cdev.h, 40
fpga_cfg_access_reg, 9	IOC_XVSEC_GET_CAP_LIST
fpga_cfg_reg, 9	xvsec_cdev.h, 39
data, 10	idcode
offset, 10	fpga_cfg_regs, 12
fpga_cfg_reg_dump_args, 10	xvsec_fpga_cfg_regs_t, 23
fpga_cfg_regs, 10	ioctl_ops, 14
axss, 12	is_msi_enabled
bootsts, 13	device_info, 8
bspi, 13	is_msix_enabled
cbc, 12	device_info, 8
cmd, 12	list same area 14
cor0, 12	list_caps_args, 14
cor1, 13	lout
crc, 11	fpga_cfg_regs, 12
ctl0, 12	xvsec_fpga_cfg_regs_t, 22
ctl1, 13	MAX_CAPABILITIES_SUPPORTED
far, 11	xvsec cdev.h, 39
fdri, 11	MAX_CAPS_SUPPORTED
fdro, 11	xvsec.h, 32
idcode, 12	MCAP_BITSTREAM_PROGRAM_FAILURE
lout, 12	xvsec_cdev.h, 41
mask, 12	MCAP BITSTREAM PROGRAM SUCCESS
mfwr, 12	xvsec_cdev.h, 41
scratchpad, 13	MCAP_EXT_CAP_ID
stat, 12	
timer, 13	xvsec_cdev.h, 39
valid, 11	mask
wbstar, 13	fpga_cfg_regs, 12
fpga_jtag_id	xvsec_fpga_cfg_regs_t, 22
mcap_regs, 17	mcap_access_reg, 15
xvsec_mcap_regs_t, 26	mcap_data_dump_args, 15
	mcap_full_reset_args, 15
handle_t, 14	mcap_module_reset_args, 15

mcap_ops, 16	subsystem_device
mcap_program_bitstream, 16	device_info, 8
mcap_reg_dump_args, 16	subsystem_vendor
mcap_regs, 16	device_info, 8
control_reg, 17	
ext_cap_header, 17	timer
fpga_bit_ver, 17	fpga_cfg_regs, 13
fpga_jtag_id, 17	xvsec_fpga_cfg_regs_t, 23
rd_data_reg, 18	type1_header, 18
status_reg, 17	valid
valid, 17	fpga_cfg_regs, 11
vendor_header, 17	mcap_regs, 17
wr_data_reg, 18	vendor_header
mcap_reset_args, 18	mcap_regs, 17
mfwr	xvsec_mcap_regs_t, 26
fpga_cfg_regs, 12	vendor id
xvsec_fpga_cfg_regs_t, 23 module_reset	device_info, 8
	verbose_args, 19
xvsec_mcap_ctl_reg_t, 25	
no_of_caps	wbstar
xvsec cap list t, 19	fpga_cfg_regs, 13
xvsec_capabilities, 20	xvsec_fpga_cfg_regs_t, 23
<del></del>	wr_data_reg
offset	mcap_regs, 18
cfg_data, 6	wr_reg_enable
fpga_cfg_reg, 10	xvsec_mcap_ctl_reg_t, 25
	write_data_reg
partial_clr_file	xvsec_mcap_regs_t, 26
bitstream_file, 6	
bitotroam_mo, o	VII INV. VENDOD ID
	XILINX_VENDOR_ID
rd_data_reg	xvsec_cdev.h, 39
rd_data_reg mcap_regs, 18	xvsec_cdev.h, 39 XVSEC_ERR_BITSTREAM_PROGRAM
rd_data_reg mcap_regs, 18 rd_enable	xvsec_cdev.h, 39 XVSEC_ERR_BITSTREAM_PROGRAM xvsec.h, 31
rd_data_reg mcap_regs, 18 rd_enable xvsec_mcap_ctl_reg_t, 24	xvsec_cdev.h, 39  XVSEC_ERR_BITSTREAM_PROGRAM  xvsec.h, 31  XVSEC_ERR_CAPABILITY_ID_MISSING
rd_data_reg     mcap_regs, 18 rd_enable     xvsec_mcap_ctl_reg_t, 24 read_complete	xvsec_cdev.h, 39  XVSEC_ERR_BITSTREAM_PROGRAM     xvsec.h, 31  XVSEC_ERR_CAPABILITY_ID_MISSING     xvsec.h, 32
rd_data_reg     mcap_regs, 18 rd_enable     xvsec_mcap_ctl_reg_t, 24 read_complete     xvsec_mcap_sts_reg_t, 27	xvsec_cdev.h, 39  XVSEC_ERR_BITSTREAM_PROGRAM     xvsec.h, 31  XVSEC_ERR_CAPABILITY_ID_MISSING     xvsec.h, 32  XVSEC_ERR_CAPABILITY_NOT_SUPPORTED
rd_data_reg     mcap_regs, 18 rd_enable     xvsec_mcap_ctl_reg_t, 24 read_complete     xvsec_mcap_sts_reg_t, 27 read_count	xvsec_cdev.h, 39  XVSEC_ERR_BITSTREAM_PROGRAM     xvsec.h, 31  XVSEC_ERR_CAPABILITY_ID_MISSING     xvsec.h, 32  XVSEC_ERR_CAPABILITY_NOT_SUPPORTED     xvsec.h, 32
rd_data_reg     mcap_regs, 18 rd_enable     xvsec_mcap_ctl_reg_t, 24 read_complete     xvsec_mcap_sts_reg_t, 27 read_count     xvsec_mcap_sts_reg_t, 27	xvsec_cdev.h, 39  XVSEC_ERR_BITSTREAM_PROGRAM     xvsec.h, 31  XVSEC_ERR_CAPABILITY_ID_MISSING     xvsec.h, 32  XVSEC_ERR_CAPABILITY_NOT_SUPPORTED     xvsec.h, 32  XVSEC_ERR_INVALID_FILE_FORMAT
rd_data_reg     mcap_regs, 18 rd_enable     xvsec_mcap_ctl_reg_t, 24 read_complete     xvsec_mcap_sts_reg_t, 27 read_count     xvsec_mcap_sts_reg_t, 27 read_data_reg	xvsec_cdev.h, 39  XVSEC_ERR_BITSTREAM_PROGRAM     xvsec.h, 31  XVSEC_ERR_CAPABILITY_ID_MISSING     xvsec.h, 32  XVSEC_ERR_CAPABILITY_NOT_SUPPORTED     xvsec.h, 32  XVSEC_ERR_INVALID_FILE_FORMAT     xvsec.h, 32
rd_data_reg     mcap_regs, 18  rd_enable     xvsec_mcap_ctl_reg_t, 24  read_complete     xvsec_mcap_sts_reg_t, 27  read_count     xvsec_mcap_sts_reg_t, 27  read_data_reg     xvsec_mcap_regs_t, 26	xvsec_cdev.h, 39  XVSEC_ERR_BITSTREAM_PROGRAM     xvsec.h, 31  XVSEC_ERR_CAPABILITY_ID_MISSING     xvsec.h, 32  XVSEC_ERR_CAPABILITY_NOT_SUPPORTED     xvsec.h, 32  XVSEC_ERR_INVALID_FILE_FORMAT     xvsec.h, 32  XVSEC_ERR_INVALID_FPGA_REG_NUM
rd_data_reg     mcap_regs, 18  rd_enable     xvsec_mcap_ctl_reg_t, 24  read_complete     xvsec_mcap_sts_reg_t, 27  read_count     xvsec_mcap_sts_reg_t, 27  read_data_reg     xvsec_mcap_regs_t, 26  req4mcap_pcie	xvsec_cdev.h, 39  XVSEC_ERR_BITSTREAM_PROGRAM     xvsec.h, 31  XVSEC_ERR_CAPABILITY_ID_MISSING     xvsec.h, 32  XVSEC_ERR_CAPABILITY_NOT_SUPPORTED     xvsec.h, 32  XVSEC_ERR_INVALID_FILE_FORMAT     xvsec.h, 32  XVSEC_ERR_INVALID_FPGA_REG_NUM     xvsec.h, 32
rd_data_reg     mcap_regs, 18  rd_enable     xvsec_mcap_ctl_reg_t, 24  read_complete     xvsec_mcap_sts_reg_t, 27  read_count     xvsec_mcap_sts_reg_t, 27  read_data_reg     xvsec_mcap_regs_t, 26  req4mcap_pcie     xvsec_mcap_ctl_reg_t, 25	xvsec_cdev.h, 39  XVSEC_ERR_BITSTREAM_PROGRAM     xvsec.h, 31  XVSEC_ERR_CAPABILITY_ID_MISSING     xvsec.h, 32  XVSEC_ERR_CAPABILITY_NOT_SUPPORTED     xvsec.h, 32  XVSEC_ERR_INVALID_FILE_FORMAT     xvsec.h, 32  XVSEC_ERR_INVALID_FPGA_REG_NUM     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET_ACCESS_COMBO
rd_data_reg     mcap_regs, 18  rd_enable     xvsec_mcap_ctl_reg_t, 24  read_complete     xvsec_mcap_sts_reg_t, 27  read_count     xvsec_mcap_sts_reg_t, 27  read_data_reg     xvsec_mcap_regs_t, 26  req4mcap_pcie     xvsec_mcap_ctl_reg_t, 25  req4mcap_rel	xvsec_cdev.h, 39  XVSEC_ERR_BITSTREAM_PROGRAM     xvsec.h, 31  XVSEC_ERR_CAPABILITY_ID_MISSING     xvsec.h, 32  XVSEC_ERR_CAPABILITY_NOT_SUPPORTED     xvsec.h, 32  XVSEC_ERR_INVALID_FILE_FORMAT     xvsec.h, 32  XVSEC_ERR_INVALID_FPGA_REG_NUM     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET_ACCESS_COMBO     xvsec.h, 32
rd_data_reg     mcap_regs, 18  rd_enable     xvsec_mcap_ctl_reg_t, 24  read_complete     xvsec_mcap_sts_reg_t, 27  read_count     xvsec_mcap_sts_reg_t, 27  read_data_reg     xvsec_mcap_regs_t, 26  req4mcap_pcie     xvsec_mcap_ctl_reg_t, 25  req4mcap_rel     xvsec_mcap_sts_reg_t, 27	xvsec_cdev.h, 39  XVSEC_ERR_BITSTREAM_PROGRAM     xvsec.h, 31  XVSEC_ERR_CAPABILITY_ID_MISSING     xvsec.h, 32  XVSEC_ERR_CAPABILITY_NOT_SUPPORTED     xvsec.h, 32  XVSEC_ERR_INVALID_FILE_FORMAT     xvsec.h, 32  XVSEC_ERR_INVALID_FPGA_REG_NUM     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET_ACCESS_COMBO     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET
rd_data_reg     mcap_regs, 18  rd_enable     xvsec_mcap_ctl_reg_t, 24  read_complete     xvsec_mcap_sts_reg_t, 27  read_count     xvsec_mcap_sts_reg_t, 27  read_data_reg     xvsec_mcap_regs_t, 26  req4mcap_pcie     xvsec_mcap_ctl_reg_t, 25  req4mcap_rel     xvsec_mcap_sts_reg_t, 27  reset	xvsec_cdev.h, 39  XVSEC_ERR_BITSTREAM_PROGRAM     xvsec.h, 31  XVSEC_ERR_CAPABILITY_ID_MISSING     xvsec.h, 32  XVSEC_ERR_CAPABILITY_NOT_SUPPORTED     xvsec.h, 32  XVSEC_ERR_INVALID_FILE_FORMAT     xvsec.h, 32  XVSEC_ERR_INVALID_FPGA_REG_NUM     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET_ACCESS_COMBO     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET     xvsec.h, 32
rd_data_reg     mcap_regs, 18  rd_enable     xvsec_mcap_ctl_reg_t, 24  read_complete     xvsec_mcap_sts_reg_t, 27  read_count     xvsec_mcap_sts_reg_t, 27  read_data_reg     xvsec_mcap_regs_t, 26  req4mcap_pcie     xvsec_mcap_ctl_reg_t, 25  req4mcap_rel     xvsec_mcap_sts_reg_t, 27	xvsec_cdev.h, 39  XVSEC_ERR_BITSTREAM_PROGRAM     xvsec.h, 31  XVSEC_ERR_CAPABILITY_ID_MISSING     xvsec.h, 32  XVSEC_ERR_CAPABILITY_NOT_SUPPORTED     xvsec.h, 32  XVSEC_ERR_INVALID_FILE_FORMAT     xvsec.h, 32  XVSEC_ERR_INVALID_FPGA_REG_NUM     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET_ACCESS_COMBO     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET
rd_data_reg     mcap_regs, 18  rd_enable     xvsec_mcap_ctl_reg_t, 24  read_complete     xvsec_mcap_sts_reg_t, 27  read_count     xvsec_mcap_sts_reg_t, 27  read_data_reg     xvsec_mcap_regs_t, 26  req4mcap_pcie     xvsec_mcap_ctl_reg_t, 25  req4mcap_rel     xvsec_mcap_sts_reg_t, 27  reset     xvsec_mcap_ctl_reg_t, 24	xvsec_cdev.h, 39  XVSEC_ERR_BITSTREAM_PROGRAM     xvsec.h, 31  XVSEC_ERR_CAPABILITY_ID_MISSING     xvsec.h, 32  XVSEC_ERR_CAPABILITY_NOT_SUPPORTED     xvsec.h, 32  XVSEC_ERR_INVALID_FILE_FORMAT     xvsec.h, 32  XVSEC_ERR_INVALID_FPGA_REG_NUM     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET_ACCESS_COMBO     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET
rd_data_reg     mcap_regs, 18  rd_enable     xvsec_mcap_ctl_reg_t, 24  read_complete     xvsec_mcap_sts_reg_t, 27  read_count     xvsec_mcap_sts_reg_t, 27  read_data_reg     xvsec_mcap_regs_t, 26  req4mcap_pcie     xvsec_mcap_ctl_reg_t, 25  req4mcap_rel     xvsec_mcap_sts_reg_t, 27  reset     xvsec_mcap_ctl_reg_t, 24  scratchpad	xvsec_cdev.h, 39  XVSEC_ERR_BITSTREAM_PROGRAM     xvsec.h, 31  XVSEC_ERR_CAPABILITY_ID_MISSING     xvsec.h, 32  XVSEC_ERR_CAPABILITY_NOT_SUPPORTED     xvsec.h, 32  XVSEC_ERR_INVALID_FILE_FORMAT     xvsec.h, 32  XVSEC_ERR_INVALID_FPGA_REG_NUM     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET_ACCESS_COMBO     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET     xvsec.h, 31  XVSEC_ERR_LINUX_SYSTEM_CALL
rd_data_reg     mcap_regs, 18  rd_enable     xvsec_mcap_ctl_reg_t, 24  read_complete     xvsec_mcap_sts_reg_t, 27  read_count     xvsec_mcap_sts_reg_t, 27  read_data_reg     xvsec_mcap_regs_t, 26  req4mcap_pcie     xvsec_mcap_ctl_reg_t, 25  req4mcap_rel     xvsec_mcap_sts_reg_t, 27  reset     xvsec_mcap_ctl_reg_t, 24  scratchpad     fpga_cfg_regs, 13	xvsec_cdev.h, 39  XVSEC_ERR_BITSTREAM_PROGRAM     xvsec.h, 31  XVSEC_ERR_CAPABILITY_ID_MISSING     xvsec.h, 32  XVSEC_ERR_CAPABILITY_NOT_SUPPORTED     xvsec.h, 32  XVSEC_ERR_INVALID_FILE_FORMAT     xvsec.h, 32  XVSEC_ERR_INVALID_FPGA_REG_NUM     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET_ACCESS_COMBO     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET
rd_data_reg     mcap_regs, 18  rd_enable     xvsec_mcap_ctl_reg_t, 24  read_complete     xvsec_mcap_sts_reg_t, 27  read_count     xvsec_mcap_sts_reg_t, 27  read_data_reg     xvsec_mcap_regs_t, 26  req4mcap_pcie     xvsec_mcap_ctl_reg_t, 25  req4mcap_rel     xvsec_mcap_sts_reg_t, 27  reset     xvsec_mcap_ctl_reg_t, 24  scratchpad	xvsec_cdev.h, 39  XVSEC_ERR_BITSTREAM_PROGRAM     xvsec.h, 31  XVSEC_ERR_CAPABILITY_ID_MISSING     xvsec.h, 32  XVSEC_ERR_CAPABILITY_NOT_SUPPORTED     xvsec.h, 32  XVSEC_ERR_INVALID_FILE_FORMAT     xvsec.h, 32  XVSEC_ERR_INVALID_FPGA_REG_NUM     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET_ACCESS_COMBO     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET     xvsec.h, 32  XVSEC_ERR_INVALID_PARAM     xvsec.h, 31  XVSEC_ERR_LINUX_SYSTEM_CALL     xvsec.h, 31
rd_data_reg     mcap_regs, 18  rd_enable     xvsec_mcap_ctl_reg_t, 24  read_complete     xvsec_mcap_sts_reg_t, 27  read_count     xvsec_mcap_sts_reg_t, 27  read_data_reg     xvsec_mcap_regs_t, 26  req4mcap_pcie     xvsec_mcap_ctl_reg_t, 25  req4mcap_rel     xvsec_mcap_sts_reg_t, 27  reset     xvsec_mcap_ctl_reg_t, 24  scratchpad     fpga_cfg_regs, 13     xvsec_fpga_cfg_regs_t, 23	xvsec_cdev.h, 39  XVSEC_ERR_BITSTREAM_PROGRAM     xvsec.h, 31  XVSEC_ERR_CAPABILITY_ID_MISSING     xvsec.h, 32  XVSEC_ERR_CAPABILITY_NOT_SUPPORTED     xvsec.h, 32  XVSEC_ERR_INVALID_FILE_FORMAT     xvsec.h, 32  XVSEC_ERR_INVALID_FPGA_REG_NUM     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET_ACCESS_COMBO     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET     xvsec.h, 32  XVSEC_ERR_INVALID_PARAM     xvsec.h, 31  XVSEC_ERR_LINUX_SYSTEM_CALL     xvsec.h, 31  XVSEC_ERR_MEM_ALLOC_FAILED
rd_data_reg     mcap_regs, 18  rd_enable     xvsec_mcap_ctl_reg_t, 24  read_complete     xvsec_mcap_sts_reg_t, 27  read_count     xvsec_mcap_sts_reg_t, 27  read_data_reg     xvsec_mcap_regs_t, 26  req4mcap_pcie     xvsec_mcap_ctl_reg_t, 25  req4mcap_rel     xvsec_mcap_sts_reg_t, 27  reset     xvsec_mcap_ctl_reg_t, 24  scratchpad     fpga_cfg_regs, 13     xvsec_fpga_cfg_regs_t, 23  stat	xvsec_cdev.h, 39  XVSEC_ERR_BITSTREAM_PROGRAM     xvsec.h, 31  XVSEC_ERR_CAPABILITY_ID_MISSING     xvsec.h, 32  XVSEC_ERR_CAPABILITY_NOT_SUPPORTED     xvsec.h, 32  XVSEC_ERR_INVALID_FILE_FORMAT     xvsec.h, 32  XVSEC_ERR_INVALID_FPGA_REG_NUM     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET_ACCESS_COMBO     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET     xvsec.h, 31  XVSEC_ERR_LINUX_SYSTEM_CALL     xvsec.h, 31  XVSEC_ERR_MEM_ALLOC_FAILED     xvsec.h, 31
rd_data_reg     mcap_regs, 18  rd_enable     xvsec_mcap_ctl_reg_t, 24  read_complete     xvsec_mcap_sts_reg_t, 27  read_count     xvsec_mcap_sts_reg_t, 27  read_data_reg     xvsec_mcap_regs_t, 26  req4mcap_pcie     xvsec_mcap_ctl_reg_t, 25  req4mcap_rel     xvsec_mcap_sts_reg_t, 27  reset     xvsec_mcap_ctl_reg_t, 24  scratchpad     fpga_cfg_regs, 13     xvsec_fpga_cfg_regs_t, 23  stat     fpga_cfg_regs, 12     xvsec_fpga_cfg_regs_t, 22  status	xvsec_cdev.h, 39  XVSEC_ERR_BITSTREAM_PROGRAM     xvsec.h, 31  XVSEC_ERR_CAPABILITY_ID_MISSING     xvsec.h, 32  XVSEC_ERR_CAPABILITY_NOT_SUPPORTED     xvsec.h, 32  XVSEC_ERR_INVALID_FILE_FORMAT     xvsec.h, 32  XVSEC_ERR_INVALID_FPGA_REG_NUM     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET_ACCESS_COMBO     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET     xvsec.h, 31  XVSEC_ERR_LINUX_SYSTEM_CALL     xvsec.h, 31  XVSEC_ERR_MEM_ALLOC_FAILED     xvsec.h, 31  XVSEC_ERR_MEM_ALLOC_FAILED     xvsec.h, 31  XVSEC_ERR_MUTEX_LOCK_FAIL
rd_data_reg     mcap_regs, 18  rd_enable     xvsec_mcap_ctl_reg_t, 24  read_complete     xvsec_mcap_sts_reg_t, 27  read_count     xvsec_mcap_sts_reg_t, 27  read_data_reg     xvsec_mcap_regs_t, 26  req4mcap_pcie     xvsec_mcap_ctl_reg_t, 25  req4mcap_rel     xvsec_mcap_sts_reg_t, 27  reset     xvsec_mcap_ctl_reg_t, 24  scratchpad     fpga_cfg_regs, 13     xvsec_fpga_cfg_regs_t, 23  stat     fpga_cfg_regs, 12     xvsec_fpga_cfg_regs_t, 22	xvsec_cdev.h, 39  XVSEC_ERR_BITSTREAM_PROGRAM     xvsec.h, 31  XVSEC_ERR_CAPABILITY_ID_MISSING     xvsec.h, 32  XVSEC_ERR_CAPABILITY_NOT_SUPPORTED     xvsec.h, 32  XVSEC_ERR_INVALID_FILE_FORMAT     xvsec.h, 32  XVSEC_ERR_INVALID_FPGA_REG_NUM     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET_ACCESS_COMBO     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET     xvsec.h, 31  XVSEC_ERR_LINUX_SYSTEM_CALL     xvsec.h, 31  XVSEC_ERR_MEM_ALLOC_FAILED     xvsec.h, 31  XVSEC_ERR_MUTEX_LOCK_FAIL     xvsec.h, 31  XVSEC_ERR_MUTEX_LOCK_FAIL     xvsec.h, 31  XVSEC_ERR_MUTEX_UNLOCK_FAIL     xvsec.h, 31
rd_data_reg     mcap_regs, 18  rd_enable     xvsec_mcap_ctl_reg_t, 24  read_complete     xvsec_mcap_sts_reg_t, 27  read_count     xvsec_mcap_sts_reg_t, 27  read_data_reg     xvsec_mcap_regs_t, 26  req4mcap_pcie     xvsec_mcap_ctl_reg_t, 25  req4mcap_rel     xvsec_mcap_sts_reg_t, 27  reset     xvsec_mcap_ctl_reg_t, 24  scratchpad     fpga_cfg_regs, 13     xvsec_fpga_cfg_regs_t, 23  stat     fpga_cfg_regs, 12     xvsec_fpga_cfg_regs_t, 22  status	xvsec_cdev.h, 39  XVSEC_ERR_BITSTREAM_PROGRAM     xvsec.h, 31  XVSEC_ERR_CAPABILITY_ID_MISSING     xvsec.h, 32  XVSEC_ERR_CAPABILITY_NOT_SUPPORTED     xvsec.h, 32  XVSEC_ERR_INVALID_FILE_FORMAT     xvsec.h, 32  XVSEC_ERR_INVALID_FPGA_REG_NUM     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET_ACCESS_COMBO     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET     xvsec.h, 31  XVSEC_ERR_LINUX_SYSTEM_CALL     xvsec.h, 31  XVSEC_ERR_MEM_ALLOC_FAILED     xvsec.h, 31  XVSEC_ERR_MUTEX_LOCK_FAIL     xvsec.h, 31  XVSEC_ERR_MUTEX_LOCK_FAIL     xvsec.h, 31  XVSEC_ERR_MUTEX_UNLOCK_FAIL
rd_data_reg     mcap_regs, 18  rd_enable     xvsec_mcap_ctl_reg_t, 24  read_complete     xvsec_mcap_sts_reg_t, 27  read_count     xvsec_mcap_sts_reg_t, 27  read_data_reg     xvsec_mcap_regs_t, 26  req4mcap_pcie     xvsec_mcap_ctl_reg_t, 25  req4mcap_rel     xvsec_mcap_sts_reg_t, 27  reset     xvsec_mcap_ctl_reg_t, 24  scratchpad     fpga_cfg_regs, 13     xvsec_fpga_cfg_regs_t, 23  stat     fpga_cfg_regs, 12     xvsec_fpga_cfg_regs_t, 22  status     bitstream_file, 6	xvsec_cdev.h, 39  XVSEC_ERR_BITSTREAM_PROGRAM     xvsec.h, 31  XVSEC_ERR_CAPABILITY_ID_MISSING     xvsec.h, 32  XVSEC_ERR_CAPABILITY_NOT_SUPPORTED     xvsec.h, 32  XVSEC_ERR_INVALID_FILE_FORMAT     xvsec.h, 32  XVSEC_ERR_INVALID_FPGA_REG_NUM     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET_ACCESS_COMBO     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET     xvsec.h, 32  XVSEC_ERR_INVALID_PARAM     xvsec.h, 31  XVSEC_ERR_LINUX_SYSTEM_CALL     xvsec.h, 31  XVSEC_ERR_MEM_ALLOC_FAILED     xvsec.h, 31  XVSEC_ERR_MUTEX_LOCK_FAIL     xvsec.h, 31  XVSEC_ERR_MUTEX_UNLOCK_FAIL     xvsec.h, 31  XVSEC_ERR_NUTEX_UNLOCK_FAIL     xvsec.h, 31  XVSEC_ERR_NULL_POINTER     xvsec.h, 31
rd_data_reg     mcap_regs, 18  rd_enable     xvsec_mcap_ctl_reg_t, 24  read_complete     xvsec_mcap_sts_reg_t, 27  read_count     xvsec_mcap_sts_reg_t, 27  read_data_reg     xvsec_mcap_regs_t, 26  req4mcap_pcie     xvsec_mcap_ctl_reg_t, 25  req4mcap_rel     xvsec_mcap_sts_reg_t, 27  reset     xvsec_mcap_ctl_reg_t, 24  scratchpad     fpga_cfg_regs, 13     xvsec_fpga_cfg_regs_t, 23  stat     fpga_cfg_regs, 12     xvsec_fpga_cfg_regs_t, 22  status     bitstream_file, 6  status_reg	xvsec_cdev.h, 39  XVSEC_ERR_BITSTREAM_PROGRAM     xvsec.h, 31  XVSEC_ERR_CAPABILITY_ID_MISSING     xvsec.h, 32  XVSEC_ERR_CAPABILITY_NOT_SUPPORTED     xvsec.h, 32  XVSEC_ERR_INVALID_FILE_FORMAT     xvsec.h, 32  XVSEC_ERR_INVALID_FPGA_REG_NUM     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET_ACCESS_COMBO     xvsec.h, 32  XVSEC_ERR_INVALID_OFFSET     xvsec.h, 32  XVSEC_ERR_INVALID_PARAM     xvsec.h, 31  XVSEC_ERR_LINUX_SYSTEM_CALL     xvsec.h, 31  XVSEC_ERR_MEM_ALLOC_FAILED     xvsec.h, 31  XVSEC_ERR_MUTEX_LOCK_FAIL     xvsec.h, 31  XVSEC_ERR_MUTEX_UNLOCK_FAIL     xvsec.h, 31  XVSEC_ERR_MUTEX_UNLOCK_FAIL     xvsec.h, 31  XVSEC_ERR_NUTEX_UNLOCK_FAIL     xvsec.h, 31  XVSEC_ERR_NUTEX_UNLOCK_FAIL     xvsec.h, 31  XVSEC_ERR_NUTEX_UNLOCK_FAIL

xvsec.h, 31	no_of_caps, 19
XVSEC.II, ST XVSEC_FAILURE	xvsec_cap_t, 19
xvsec.h, 31	cap_id, 20
XVSEC_IOC_MAGIC	cap_name, 20
xvsec_cdev.h, 39	xvsec_capabilities, 20
XVSEC_CUEV.II, 39  XVSEC MAX DEVICES LIMIT REACHED	capability_id, 20
xvsec.h, 32	capability_offset, 21
XVSEC_MINOR_BASE	no_of_caps, 20
xvsec_cdev.h, 39	xvsec_cdev.h, 38
XVSEC_MINOR_COUNT	bitstream_program_status, 41
xvsec_cdev.h, 39	IOC GET DEVICE INFO, 41
XVSEC_CUCESS XVSEC_SUCCESS	IOC_MCAP_FULL_RESET, 40
xvsec.h, 31	IOC_MCAP_GET_DATA_REGISTERS, 40
xvsec.h, 29	IOC_MCAP_GET_FPGA_REGISTERS, 40
ACCESS_BYTE, 33	IOC_MCAP_GET_REGISTERS, 40
ACCESS_SHORT, 33	IOC_MCAP_MODULE_RESET, 40
ACCESS WORD, 33	IOC_MCAP_PROGRAM_BITSTREAM, 40
access_type_t, 33	IOC MCAP READ DEV CFG REG, 40
error codes, 38	IOC MCAP READ FPGA CFG REG, 40
MAX_CAPS_SUPPORTED, 32	IOC_MCAP_RESET, 39
XVSEC_ERR_BITSTREAM_PROGRAM, 31	IOC_MCAP_WRITE_DEV_CFG_REG, 40
XVSEC_ERR_CAPABILITY_ID_MISSING, 32	IOC MCAP WRITE FPGA CFG REG, 40
XVSEC_ERR_CAPABILITY_NOT_SUPPORTED,	IOC_XVSEC_GET_CAP_LIST, 39
32	MAX CAPABILITIES SUPPORTED, 39
XVSEC ERR INVALID FILE FORMAT, 32	MCAP_BITSTREAM_PROGRAM_FAILURE, 41
XVSEC_ERR_INVALID_FPGA_REG_NUM, 32	MCAP_BITSTREAM_PROGRAM_SUCCESS, 41
XVSEC_ERR_INVALID_OFFSET_ACCESS_C↔	MCAP EXT CAP ID, 39
OMBO, 32	XILINX VENDOR ID, 39
XVSEC_ERR_INVALID_OFFSET, 32	XVSEC_IOC_MAGIC, 39
XVSEC_ERR_INVALID_PARAM, 31	XVSEC_MINOR_BASE, 39
XVSEC_ERR_LINUX_SYSTEM_CALL, 31	XVSEC_MINOR_COUNT, 39
XVSEC_ERR_MEM_ALLOC_FAILED, 31	xvsec_close
XVSEC_ERR_MUTEX_LOCK_FAIL, 31	xvsec.h, 34
XVSEC ERR MUTEX UNLOCK FAIL, 31	xvsec_dev, 21
XVSEC_ERR_NULL_POINTER, 31	xvsec_fpga_cfg_regs_t, 21
XVSEC_ERR_OPERATION_NOT_SUPPORTED,	axss, 23
31	bootsts, 23
XVSEC_FAILURE, 31	bspi, 24
XVSEC_MAX_DEVICES_LIMIT_REACHED, 32	cbc, 23
XVSEC_SUCCESS, 31	cmd, 22
xvsec_close, 34	cor0, 22
xvsec_get_cap_list, 34	cor1, 23
xvsec_handle_t, 32	crc, 22
xvsec_lib_deinit, 33	ctl0, 22
xvsec_lib_init, 33	ctl1, 23
xvsec_mcap_access_config_reg, 37	far, 22
xvsec_mcap_access_fpga_config_reg, 37	fdri, 22
xvsec_mcap_configure_fpga, 37	fdro, 22
xvsec_mcap_full_reset, 35	idcode, 23
xvsec_mcap_get_data_registers, 36	lout, 22
xvsec_mcap_get_fpga_registers, 36	mask, 22
xvsec_mcap_get_registers, 36	mfwr, 23
xvsec_mcap_module_reset, 35	scratchpad, 23
xvsec_mcap_reset, 35	stat, 22
xvsec_open, 33	timer, 23
xvsec_show_device, 34	wbstar, 23
xvsec_cap_list_t, 19	xvsec_get_cap_list
cap_info, 19	xvsec.h, 34

```
xvsec_handle_t
    xvsec.h, 32
xvsec_lib_deinit
    xvsec.h, 33
xvsec_lib_init
    xvsec.h, 33
xvsec_mcap_access_config_reg
    xvsec.h, 37
xvsec_mcap_access_fpga_config_reg
    xvsec.h, 37
xvsec_mcap_configure_fpga
    xvsec.h, 37
xvsec_mcap_ctl_reg_t, 24
    cfg_desgn_sw, 25
    enable, 24
    module_reset, 25
    rd enable, 24
    req4mcap_pcie, 25
    reset, 24
    wr_reg_enable, 25
xvsec_mcap_full_reset
    xvsec.h, 35
xvsec_mcap_get_data_registers
    xvsec.h, 36
xvsec_mcap_get_fpga_registers
    xvsec.h, 36
xvsec_mcap_get_registers
    xvsec.h, 36
xvsec_mcap_module_reset
    xvsec.h, 35
xvsec_mcap_regs_t, 25
    cap_header, 26
    control_reg, 26
    fpga_bitstream_ver, 26
    fpga_jtag_id, 26
    read_data_reg, 26
    status_reg, 26
    vendor_header, 26
    write_data_reg, 26
xvsec mcap reset
    xvsec.h, 35
xvsec_mcap_sts_reg_t, 26
    eos, 27
    err, 27
    fifo_occu, 27
    fifo_ovfl, 27
    read_complete, 27
    read_count, 27
    req4mcap_rel, 27
xvsec_open
    xvsec.h, 33
xvsec ops, 28
xvsec_show_device
    xvsec.h, 34
xvsec_user_context_t, 28
```