FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

DESCRIPTION

This is a family of 2097152-word by 8-bit dynamic RAMS, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential.

The use of double-layer aluminum process combined with triple-well CMOS technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

FEATURES

Type name	RAS access time (max.ns)	CAS access time (max.ns)	Address access time (max.ns)	OE access time (max.ns)	Cycle time (min.ns)	Power dissipa- tion (typ.mW)
M5M417800AXX-5,-5S	50	13	25	13	90	655
M5M417800AXX-6,-6S	60	15	30	15	110	540
M5M417800AXX-7,-7S	70	20	35	20	130	475


XX = J, TP, RT

- Standard 28 pin SOJ, 28 pin TSOP
- Single 5V±10%supply

- Fast-page mode, Read-modify-write, RAS-only refresh, CAS before RAS refresh, Hidden refresh capabilities
- Early-write mode and OE to control output buffer impedance
- All inputs, output TTL compatible and low capacitance
- ●2048 refresh cycles every 32ms (Ao~A10)
 - Applicable to self refresh version (M5M417800AJ, TP, RT -5S, -6S, -7S : option only)

APPLICATION

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT



ataSheet4U.com

FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

FUNCTION


The M5M417800AJ, TP, RT provide, in addition to normal read, write, and read-modify-write operations, a number of other

functions, e.g., fast page mode, RAS-only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

			Inpi	uts			Input/	Output		
Operation	RAS	CAS	w	ŌĒ	Row address	Column address	Input	Output	Refresh	Remark
Read	ACT	ACT	NAC	ACT	APD	APD	OPN	VLD	YES	
Write (Early write)	ACT	ACT	ACT	DNC	APD	APD	VLD	OPN	YES	Fast page mode
Write (Delayed write)	ACT	ACT	ACT	DNC	APD	APD	VLD	IVD	YES	identical
Read-modify-write	ACT	ACT	ACT	ACT	APD	APD	VLD	VLD	YES	1
RAS-only refresh	ACT	NAC	DNC	DNC	APD	DNC	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	ACT	APD	DNC	OPN	VLD	YES	
Self refresh	ACT	ACT	DNC	DNC	DNC	DNC	DNC	OPN	YES	
CAS before RAS refresh	ACT	ACT	NAC	DNC	DNC	DNC	DNC	OPN	YES	1
Standby	NAC	DNC	DNC	DNC	DNC	DNC	DNC	OPN	NO	1

Note: ACT: active, NAC: nonactive, DNC: don't care, VLD: valid, IVD: invalid, APD: applied, OPN: open



DataShe

FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-1~7	٧
Vı	Input voltage	With respect to Vss	-1~7	V
Vo	Output voltage	1	-1~7	٧
lo	Output current		50	mA
Pd	Power dissipation	Ta = 25℃	1000	mW
Торг	Operating temperature		0~70	Ϋ́
Tstg	Storage temperature		−65~150	ς ·

RECOMMENDED OPERATING CONDITIONS (Ta = 0~70°C, unless otherwise noted) (Note 1)

O	Parameter.	ł	Limits		Unit
Symbol	Parameter	Min	Nom	Max	O, III
Vcc	Supply voltage	4.5	5	5.5	٧
Vss	Supply voltage	0	0	O.	٧
VIH	High-level input voltage, all inputs	2.4		6.0	٧
VIL	Low-level input voltage, all inputs	-1.0		0.8	V

Note 1 : All voltage values are with respect to Vss

ELECTRICAL CHARACTERISTICS (Ta = 0~70°C, Vcc = 5V±10%, Vss = 0V, unless otherwise noted) (Note 2)

	Combal	Donometer		Test conditions		Limits		Unit
	Symbol	Parameter		Test conditions	Min	Тур	Max	5
	Vон	High-level output voltage		loн = -5mA	2.4		Vcc	٧
	Vol	Low-level output voltage		lot = 4.2mA	0		0.4	٧
	loz	Off-state output current		Q floating 0V≦Vouτ≦5.5V	-10		10	μΑ
	lı .	Input current		0V≦Vin ≤6.5V, Other inputs pins = 0V	-10		10	μA
		Average supply current	M5M417800A-5,-5S	DAC CAC musling			145	
et4U.com	ICC1 (AV)	from Vcc operating	M5M417800A-6,-6S	RAS, CAS cycling trec = twc = min:14 U.com output open			120	mA
		(Note 3,4)	M5M417800A-7,-7S	output open			105	
	lass	Supply ourroat from Voc. etans	d by	RAS = CAS =VIH, output open			2	mA.
	ICC2	Average supply current from Vcc	y	RAS = CAS≥Vcc -0.5			1	IIIA
			M5M417800A-5,-5S	RAS cycling, CAS = ViH			145	
	ICC3 (AV)		M5M417800A-6,-6S	tro = min. output open			120	mA
		(Note 3)	M5M417800A-7,-7S				105	
		Average supply current	M5M417800A-5,-5S	RAS = VIL, CAS cycling			80	
	ICC4 (AV)	from Vcc Fast-Page-Mode	M5M417800A-6,-6S	thas = vic, cas cycling the = min. output open			70	mA
		(Note 3,4)	M5M417800A-7,-7S	- output open			60	
	(Note 3,4) Average supply current	M5M417800A-5,-5S	CAS before RAS refresh cycling			145		
	ICC6 (AV)	from Vcc CAS before RAS refresh	M5M417800A-6,-6S	tric = min. output open			120	mA
		mode (Note 3)	M5M417800A-7,-7S				105	

Note 2: Current flowing into an IC is positive, out is negative.

3: ICC1 (AV), ICC3 (AV), ICC4 (AV) and ICC6 (AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: ICC1 (AV) and ICC4 (AV) are dependent on output loading. Specified values are obtained with the output open.

CAPACITANCE (Ta = $0 \sim 70^{\circ}$ C, Vcc = $5V \pm 10^{\circ}$ K, Vss = 0V, unless otherwise noted)

Oursels al			Took and distance		Limits		Unit
Symbol	Pa	rameter	Test conditions	Min	Тур	Max	OTH
CI (A)	Input capacitance, address inputs	M5M417800AJ, TP, RT				5	рF
CI (OE)	Input capacitance, OE	input	VI = Vss			7	рF
Cı(W)	Input capacitance, wri	te control input	f = 1MHz			7	рF
CI (RAS)	Input capacitance, RA	S input	- Vi = 25mVrms			7	рF
CI (CAS)	Input capacitance, CA	S input	1			7	pF
Ci/o	Input/Output capacitar	nce, data ports	1			8	рF

www.DataSheet4U.com DataSheet4U.com

DataShe

FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

SWITCHING CHARACTERISTICS (Ta = 0~70°C, Vcc = 5V±10%, Vss = 0V, unless otherwise noted, see notes 5,12,13)

				_	Lir	Limits #5M417800A-6,-8S M5M417800A-7,-7S Min Max Min Max 15 20 60 70 30 35 35 40				
Symbol	Parameter		M5M4178	800A-5,-5S M5M417800A-6,-6S M5M41 Max Min Max Min 13 15 50 60 25 30 30 35 13 15				00A-7,-7S	Unit	
			Min	Max	Min	Max	Min	Max		
tcac	Access time from CAS	(Note 6,7)		13		15		20	ns	
trac	Access time from RAS	(Note 6,8)		50		60		70	ns	
taa	Columu address access time	(Note 6,9)		25	<u> </u>	30		35	ns	
TCPA	Access time from CAS precharge	(Note 6,10)		30		35		40	ns	
TOEA	Access time from OE	(Note 6)		13		15		20	ns	
tclz	Output low impedance time from CAS low	(Note 6)	5		5		5		ns	
toff	Output disable time after CAS high	(Note 11)	0	13	0	15	0	15	ns	
toez .	Output disable time after OE high	(Note 11)	0	13	0	15	0	15	ns	

Note 5 : An initial pause of 500 μ s is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS clock such as RAS-Only refresh).

Note the RAS may be cycled during the initial pause. And any 8 RAS or RAS/CAS cycles are required after prolonged periods (greater than 32 ms) of RAS inactivity before proper device operation is achieved.

- 6: Measured with a load circuit equivalent to 2TTL loads and 100pF.
- 7 : Assumes that trico≥trico (max) and tasc≥tasc (max).
- 8 : Assumes that tracp≤trace (max) and trad≤trade (max). If trace or trade is greater than the maximum recommended value shown in this table, trace will increase by amount that trace exceeds the value shown.
- 9 : Assumes that trad≥trad (max) and tasc≤tasc (max).
- 10 : Assumes that tcp≦tcp (max) and tasc≥tasc (max).
- 11 : toFF (max) and toEz (max) defines the time at which the output achieves the high impedance state (louτ≤l±10 μAI) and is not reference to VoH (min) or VoL (max).

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Fast-Page Mode Cycles)

et4U.com (Ta = 0~70℃, Vcc = 5V±10%, Vss = 0V, unless otherwise noted See notes 12:13)U.com

Limits Symbol Parameter M5M4178A00-5,-5S M5M417800A-6,-6S M5M417800A-7,-7S Unit Max Min Max Min Mın Max Refresh cycle time tREE 32 32 32 ms RAS high pulse width tee 30 40 50 ns Delay time, RAS low to CAS low (Note14) **trcd** 18 37 20 45 20 50 ns Delay time, CAS high to RAS low **TCRP** 10 10 10 ns tRPC Delay time, RAS high to CAS low 0 0 CAS high pulse width 10 10 **tCPN** 10 ns Column address delay time from RAS low **TRAD** 13 25 15 15 35 пs Row address setup time before RAS low TASE 0 0 tasc Column address setup time before CAS low (Note16) 10 0 0 пѕ Row address hold time after RAS low TRAH 8 10 10 กร **İCAH** Column address hold time after CAS low 15 15 13 กร Delay time, data to CAS low **tozc** (Note17) 0 0 0 DS. Delay time, data to OE low (Note17) tozo ۵ 0 0 Delay time, CAS high to data topo (Note18) 13 15 15 ns topp Delay time, OE high to data (Note18) 13 ns 15 15

(Note19)

Note 12: The timing requirements are assumed tr =5ns.

Transition time

- 13 : V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals.
- 14: trop (max) is specified as a reference point only. If trop is less than trop (max), access time is trac. If trop is greater than trop (max), access time is controlled exclusively by toac or tax trop (min) is specified as trop (min) = tran (min) + 2th + tasc (min).

50

50

ns

- 15 : trad (max) is specified as a reference point only. If trad ≥trad (max) and tasc ≤tasc (max), access time is controlled exclusively by taa.
- 16 : tasc (max) is specified as a reference point only. If trco ≥trco (max) and tasc≥tasc (max), access time is controlled exclusively by tcac
- 17 : Either tozc or tozo must be satisfied.
- 18: Either topp or topp must be satisfied.
- 19 : $t\bar{t}$ is measured between ViH (min) and ViL (max).

www.DataSheet4U.com

DataShe

DataSheet4U.com

tr

FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

Read and Refresh Cycles

·····	T				Lin	nits			
Symbol	Parameter		M5M4178	00A-5,-5S	M5M4178	00A-6,-6S	M5M4178	00A-7,-7S	Unit
			Min	Max	Min	Max	Min	Max	
tac	Read cycle time		90		110		130		ns
tras	RAS iow pulse width		50	10000	60	10000	70	10000	ns
tcas	CAS iow pulse width		13	10000	15	10000	20	10000	ns
tosu	CAS hold time after RAS low		50		60		70		ns
trsh	RAS hold time after CAS low		13		15		20		ns
trics	Read Setup time after CAS high		0		0		0		ns
TRCH	Read hold time after CAS low (N	lote 20)	0		0		0		ns
tarh	Read hold time after RAS iow (N	lote 20)	10		10		10		an
tral	Column address to RAS hold time		25		30		35		ns
toch	CAS hold time after OE iow		13		15		20		ns
tor H	RAS hold time after OE low		13		15		20		ns

Note 20: Either trich or trinh must be satisfied for a read cycle.

Write Cycle (Early Write and Delayed Write)

					Lin	nits			
	Symbol	Parameter	M5M4178	00A-5,-5S	M5M4178	00A-6,-6S	M5M4178	00A-7,-7S	Unit
			Min	Max	Min	Max	Min	Max	
	twc	Write cycle time	90		110		130		ns
	tras	RAS low pulse width	50	10000	60	10000	70	10000	กร
	tcas	CAS iow pulse width	13	10000	15	10000	20	10000	ns
	tcsH	CAS hold time after RAS low	50		60		70		ns
et4U.com	trsh	RAS hold time after CAS low	□ i3 ta	Sheet	4U.con	า	20		ns
	twcs	Write setup time before CAS low (Note 22)	0		0		0		ns
	twcH	Write hold time after CAS low	8		10		10		ns
	tcwL	CAS hold time after W iow	13		15		20		ns
	tawl	RAS hold time after W iow	13		15		20		ns
	twp	Write pulse width	8		10		10		ns
	tos	Data setup time before CAS iow or W iow	0		0		0		ns
	ton	Data hold time after CAS iow or W iow	8		10		15		ns
	toeh	OE hold time after W iow	13		15		20		ns

DataShe

DataSheet4U.com www.DataSheet4U.com

FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles

					Lis	mits			
Symbol	Parameter		M5M4178	00A-5,-5S	M5M4178	300A-6,-6S	M5M4178	00A-7,-7S	Unit
			Min	Max	Min	Max	Min	Max	
trwc	Read write/read modify write cycle time	(Note21)	131		155		180		ns
tras	RAS low pulse width		91	10000	105	10000	120	10000	ns
tcas	CAS low pulse width		54	10000	60	10000	70	10000	ns
tcsn	CAS hold time after RAS low		91		105		120		ns
trsh	RAS hold time after CAS low		54		60		70		ns
trcs	Read setup time before CAS low		0		0		0		ns
tcwo	Delay time, CAS low to W low	(Note22)	36		40		45		ns
trwd	Delay time, RAS low to W low	(Note22)	73		85		95		ns
tawd	Delay time, address to W low	(Note22)	48		55		60		ns
tcwL	CAS hold time after W low		13		15		20		ns
trwL	RAS hold time after W low		13		15		20		ns
twp	Write pulse width		8		10		10		กร
tos	Data setup time before W low		0		0		0		กร
toH .	Data hold time after $\overline{\mathbf{W}}$ low		10		10		15		ns
toeh	OE hold time after W low		13		15		15		ns

Note 21: triwc is specified as triwc (min) = trac (max) + toop (min) + triwL (min) + trip (min) + 5tr.

Fast-Page Mode Cycle (Read, Early Write, Read - Write, Read-Modify-Write Cycle) (Note 23)

					Lir	nits			
Symbol	Parameter		M5M4176	00A-5,-5S	M5M4178	100A-6,-6S	M5M4 176	00A-7,-7S	Unit
			Min	Max	Min	Max	Min	Max	
tPC	Fast page mode read/write cycle time		35		40		45		ns
IPRWC	Fast page mode read write/read modify write cycle time		76		85		95		ns
tras	RAS low pulse width for read write cycle (No	ote24)	85	125000	100	125000	115	125000	ns
tcp	CAS high pulse width (No	ote25)	8	12	10	15	10	15	ns
tсрян	RAS hold time after CAS precharge		30		35		40		ns
tcpwd	Delay time, CAS precharge to W low (No	ote22)	53		60	1	65		กร

Note 23: All previously specified timing requirements and switching characteristics are applicable to their respective fast page mode cycle. 24: tras (min) is specified as two cycles of CAS input are performed. 25: tcp (max) is specified as a reference point only.

CAS before RAS Refresh Cycle (Note 26)

			Limits						
Symbol	Parameter	M5M4178	00A-5,-5S	M5M4178	00A-6,-6S	M5M4178	M417800A-7,-7S		
		Min	Max	Min	Max	Min	Max		
tcsr	CAS setup time before RAS low	10		10		10		nş	
tchr.	CAS hold time after RAS low	10		10		15		ns	
trsr	Read setup time before RAS low	10		10		10		ns	
TRHR	Read hold time after RAS low	10		10		15		ns	

Note 26: Eight or more CAS before RAS cycles instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh

www.DataSheet4U.com


DataShe

et4U.con

^{22 :} twos, town, triwn and tawn and, torwn are specified as reference points only. If twos≥twos (min) the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle. If tcwb≥tcwb(min), trwb≥trwb (min), txwb≥trwb (min) and tcpwb≥tcrwb (min) (for fast page mode cycle only), the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above condition (delayed write) of the DQ (at access time and until CAS or OE goes back to Vin) is indeterminate.

M5M417800AJ,TP,RT-5,-6,-7,-5S,-6S,-7S


FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM



M5M417800AJ,TP,RT-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

Write Cycle (Early write)




DataSheet4U.com

M5M417800AJ,TP,RT-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM


Write Cycle (Delayed write)



M5M417800AJ,TP,RT-5,-6,-7,-5S,-6S,-7S


FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

Read-Write, Read-Modify-Write Cycle



M5M417800AJ,TP,RT-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM




DataSheet4U.com www.DataSheet4U.com

M5M417800AJ,TP,RT-5,-6,-7,-5S,-6S,-7S


FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

CAS before **RAS** Refresh Cycle



FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM


Hidden Refresh Cycle (Read) (Note 28)



Note 28: Early write, delayed write, read write or read modify write cycle is applicable instead of read cycle. Timing requirements and output state are the same as that of each cycle shown above.

FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM


Fast Page Mode Read Cycle



M5M417800AJ,TP,RT-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM


Fast Page Mode Write Cycle (Early Write)



M5M417800AJ,TP,RT-5,-6,-7,-5S,-6S,-7S


FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

Fast-Page Mode Write Cycle (Delayed Write)



FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

Fast Page Mode Read-Write, Read-Modify-Write Cycle



FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

TEST Mode SET Cycle

Symbol	Parameter		Limits						
		M5M4178	M5M417800A-5,-5S		M5M417800A-6,-6S		00A-7,-7S	Unit	
		Min	Max	Min	Max	Min	Max		
twsn	W setup time before RAS low	10		10		10		ns	
twir	W hold time after RAS low	10		10		15		ns	

Note 29: The test mode function is initiated by a W and CAS before RAS cycle (WCBR cycle) as specified in timing diagram.


The test mode function is terminated by either a CAS before RAS refresh cycle (CBR refresh cycle) or a RAS only refresh cycle.

During the test mode, the device is internally organized as 16 bits wide (1M bytes depth). No addressing of CA0, CA1 is required.

During a write cycle, data must be applied to all DQ (input) pins. The data can be different between DQ pins. The data on each DQ pin is written into 2 bits memory cells, respectively. During a read cycle, each DQ (output) pin shows the test result of the 2 bits, respectively. High state indicates that they are same. Low state indicates that they are not same.

During the test mode operation, WCBR cycle can be used to perform refresh.

et4U.com




www.DataSheet4U.com

DataShe

M5M417800AJ,TP,RT-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

TEST Mode SET Cycle



FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

SELF REFRESH SPECIFICATIONS

Self refresh devices are denoted by "S" after speed item, like -5S / -6S / -7S. The other characteristics and requirements than the below are same as normal devices.

ELECTRICAL CHARACTERISTICS (Ta = 0~70°C, Vcc = 5V±10%, Vss = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter		Test enaditions	Limits			Unit
			Test conditions	Min	Тур	Max	Olini
ICC9 (AV)	Average supply current from Vcc Self-Refresh cycle	M5M417800A (S)	RAS = CAS ≤ 0.2V			400	μΑ


TIMING REQUIREMENTS (Ta = 0~70°C, Vcc = 5V±10%, Vss = 0V, unless otherwise noted See notes 12,13)

Symbol	Parameter		Limits						
		M5M417800A-5S		M5M417800A-6S		M5M417800A-7S		Unit	
		Min	Max	Min	Max	Min	Max		
trass	Self Refresh RAS low pulse width	100		100		100		μs	
trPs	Self Refresh RAS high precharge time	90		110		130		ns	
tcHs	Self Refresh RAS hold time	-50		-50		-50		ns	
trsa	Read setup time before RAS low	10		10		10		ns	
tri-ir	Read hold time after RAS low	10		10		15		ns	

et4U.com SELF REFRESH ENTRY & EXIT CONDITIONS


(1) In case of distributed refresh

The last / first full refresh cycles (2K) must be made within tNS / tSN before / after self refresh, on the condition of tNS \leq 32 ms and tSN \leq 32 ms.



(2) In case of burst refresh

The last / first full refresh cycles (2K) must be made within tNS / tSN before / after self refresh, on the condition of tNS + tSN \leq 32 ms.



DataShe

FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

Self Refresh Cycle

