

GM71C17800C GM71CS17800CL 2,097,152 WORDS x 8 BIT CMOS DYNAMIC RAM

Description

The GM71C(S)17800C/CL is the new generation dynamic RAM organized 2,097,152 x 8 bit. GM71C(S)17800C/CL has realized higher density, higher performance and various functions by utilizing advanced CMOS process technology. The GM71C(S)17800C/CL offers Fast Page Mode as a high speed access mode. Multiplexed address inputs permit the GM71C(S)17800C/CL to be packaged in standard 400 mil 28pin plastic SOJ, and standard 400mil 28 pin plastic TSOP II. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment.

Features

- * 2,097,152 Words x 8 Bit Organization
- * Fast Page Mode Capability
- * Single Power Supply (5V+/-10%)
- * Fast Access Time & Cycle Time

(Unit: ns)


	t rac	t cac	t rc	t PC
GM71C(S)17800C/CL-5	50	13	90	35
GM71C(S)17800C/CL-6	60	15	110	40
GM71C(S)17800C/CL-7	70	18	130	45

* Low Power

Active: 715/660/605mW (MAX) Standby: 11mW (CMOS level: MAX) 0.83mW (L-version: MAX)

- * RAS Only Refresh, CAS before RAS Refresh, Hidden Refresh Capability
- * All inputs and outputs TTL Compatible
- * 2048 Refresh Cycles/32ms
- * 2048 Refresh Cycles/128ms (L-version)
- * Battery Back Up Operation (L- version)
- * Self Refresh Operation (L-version)

Pin Configuration





Pin Description

Pin	Function	Pin	Function
A0-A10	Address Inputs	WE	Read/Write Enable
A0-A10	Refresh Address Inputs	ŌE	Output Enable
I/O0-I/O7	Data-In/Out	$V_{\rm CC}$	Power (+5V)
RAS	Row Address Strobe	Vss	Ground
CAS	Column Address Strobe	NC	No Connection

Ordering Information

Type No.	Access Time	Package
GM71C(S)17800CJ/CLJ -5	50ns	400 Mil
GM71C(S)17800CJ/CLJ -6	60ns	28 Pin
GM71C(S)17800CJ/CLJ -7	70ns	Plastic SOJ
GM71C(S)17800CT/CLT -5	50ns	400 Mil
GM71C(S)17800CT/CLT -6	60ns	28 Pin
GM71C(S)17800CT/CLT -7	70ns	Plastic TSOP II

Absolute Maximum Ratings*

Symbol	Parameter	Rating	Unit
TA	Ambient Temperature under Bias	0 ~ +70	С
Tstg	Storage Temperature (Plastic)	-55 ~ +125	С
V _{IN/OUT}	Voltage on any Pin Relative to Vss	-1.0 ~ +7.0V	V
Vcc	Voltage on Vcc Relative to Vss	-1.0 ~ +7.0V	V
Iout	Short Circuit Output Current	50	mA
P _T	Power Dissipation	1.0	W

Note: Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

Recommended DC Operating Conditions $(T_A = 0 \sim +70C)$

Symbol	Parameter	Min	Тур	Max	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.4	-	6.0	V
VIL	Input Low Voltage	-1.0	-	0.8	V

Note: All voltage referred to Vss.



DC Electrical Characteristics ($V_{CC} = 5V + /-10\%$, $V_{SS} = 0V$, $T_A = 0 \sim 70C$)

Symbol	Parameter		Min	Max	Unit	Note
V _{ОН}	Output Level Output "H" Level Voltage (Iout = -5mA)		2.4	Vcc	V	
V_{OL}	Output Level Output "L" Level Voltage (Iout = 4.2mA)		0	0.4	V	
I _{CC1}	Operating Current	50ns	-	110		
	Average Power Supply Operating Current (RAS, CAS Cycling: trc = trc min)	60ns	-	100 mA	mA	1, 2
	(KAIS, CAIS Cycling, the – the min)	70ns	-	90		
Icc2	Standby Current (TTL) Power Supply Standby Current (RAS, CAS = V _{IH} , Dout = High-Z)		-	2	mA	
Icc3	RAIS Only Remesti Cultent	50ns	-	110		
	Average Power Supply Current RAS Only Refresh Mode	60ns	-	100	mA	2
	$(t_{RC} = t_{RC} min)$	70ns	-	90		
I _{CC4}	Fast Page Mode Current	50ns	-	100		
	Average Power Supply Current	60ns	-	90	mA	1, 3
	Fast Page Mode (tpc = tpc min)	70ns	-	85		
Iccs	Standby Current (CMOS)		-	1	mA	
	Power Supply Standby Current $(\overline{RAS}, \overline{CAS}) = Vcc - 0.2V$, Dout = High-Z)	-	150	uA	5	
Icc6	CAS-before-RAS Refresh Current	50ns	-	110		
1006	(trc = trc min)	60ns	-	100	mA	
		70ns	-	90		
Icc7	Battery Back Up Operating Current (Standby with CBR Refresh) (trc=62.5us, tras<=0.3us, Dout=High-Z)		-	500	uA	4,5
Iccs			-	5	mA	1
Icc9	Self-Refresh Mode Current (RAS, CAS<=0.2V, Dout=High-Z)		-	300	uA	5
I _{L(I)}	Input Leakage Current Any Input (0V<=V _{IN} <= 6V)		-10	10	uA	
I _{L(O)}	Output Leakage Current (Dout is Disabled, 0V<=Vout<= 6V)	_	-10	10	uA	

Note: 1. Icc depends on output load condition when the device is selected.

 $\mathop{\rm Icc}(max)$ is specified at the output open condition.

- 2. Address can be changed once or less while $\overline{RAS} = V_{IL}$.
- 3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.
- 4. $\overline{CAS} = L (<=0.2)$ while $\overline{RAS} = L (<=0.2)$.
- 5. L-version.



Capacitance ($V_{CC} = 5V + /-10\%$, $T_A = 25C$)

Symbol	Parameter	Min	Max	Unit	Note
C ₁₁	Input Capacitance (Address)	-	5	pF	1
C ₁₂	Input Capacitance (Clocks)	-	7	pF	1
Ci/o	Output Capacitance (Data-In/Out)	-	7	pF	1, 2

Note: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{CAS} = V_{IH}$ to disable Dout.

AC Characteristics (Vcc = 5V + /-10%, $TA = 0 \sim +70C$, Vss = 0V, Note 1, 2, 18)

Test Conditions

Input rise and fall times: 5 ns Output timing reference levels: 0.4V, 2.4V Output load: 2TTL gate + CL (100 pF)

(Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Symbol	Parameter	GM710 C/CL-5	(S)17800	GM71C C/CL-6	(S)17800	GM71C C/CL-7	(S)17800	Unit	Note
Symbol	r ai ametei	Min	Max	Min	Max	Min	Max	Cint	Note
t rc	Random Read or Write Cycle Time	90	-	110	ı	130	-	ns	
t rp	RAS Precharge Time	30	-	40	-	50	-	ns	
t cp	CAS Precharge Time	7	1	10	1	10	1	ns	
tras	RAS Pulse Width	50	10,000	60	10,000	70	10,000	ns	
t cas	CAS Pulse Width	13	10,000	15	10,000	18	10,000	ns	
t asr	Row Address Set up Time	0	-	0	-	0	-	ns	
t rah	Row Address Hold Time	7	-	10	-	10	-	ns	
t asc	Column Address Set-up Time	0	-	0	-	0	-	ns	
t cah	Column Address Hold Time	7	-	10	-	15	-	ns	
t rcd	RAS to CAS Delay Time	17	45	20	45	20	52	ns	3
t rad	RAS to Column Address Delay Time	12	30	15	30	15	35	ns	4
t rsh	RAS Hold Time	13	-	15	-	18	-	ns	
t csh	CAS Hold Time	50	-	60	ı	70	-	ns	
t crp	CAS to RAS Precharge Time	5	-	5	-	5	-	ns	
todd	OE to D _{IN} Delay Time	13	-	15	-	18	-	ns	5
t dzo	OE Delay Time from D _{IN}	0	-	0	-	0	-	ns	6
t dzc	CAS Delay Time from D _{IN}	0	-	0	-	0	-	ns	6
t T	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	7



Read Cycle

G		GM71C C/CL-5	(S)17800	GM71C C/CL-6		GM71C C/CL-7	(S)17800	TI	NT.
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Note
t rac	Access Time from RAS	ı	50	ı	60	ı	70	ns	8,9
t cac	Access Time from CAS	1	13	ı	15	ı	18	ns	9,10,17
t AA	Access Time from Address	1	25	ı	30	ı	35	ns	9,11,17
toac	Access Time from OE	1	13	ı	15	ı	18	ns	9
trcs	Read Command Setup Time	0	-	0	-	0	-	ns	
t rch	Read Command Hold Time to CAS	0	-	0	-	0	-	ns	12
t rrh	Read Command Hold Time to RAS	5	-	5	-	5	-	ns	12
t ral	Column Address to RAS Lead Time	25	1	30	-	35	-	ns	
t cal	Column Address to CAS Lead Time	25	ı	30	1	35	1	ns	
t clz	CAS to Output in Low-Z	0	-	0	-	0	-	ns	
tон	Output Data Hold Time	3	-	3	-	3	-	ns	
tоно	Output Data Hold Time from OE	3	-	3	-	3	-	ns	
toff	Output Buffer Turn-off Time	-	13	-	15	-	15	ns	13
toez	Output Buffer Turn-off Time to OE	-	13	-	15	-	15	ns	13
t cdd	CAS to D _{IN} Delay Time	13	-	15	-	18	-	ns	5

Write Cycle

		GM71C(S)17800 C/CL-5		GM71C C/CL-6	(S)17800	GM71C(S)17800 C/CL-7			N T 4
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Note
twcs	Write Command Setup Time	0	1	0	ı	0	-	ns	14
t wch	Write Command Hold Time	7	1	10	ı	15	-	ns	
twp	Write Command Pulse Width	7	-	10	-	10	-	ns	
t rwl	Write Command to RAS Lead Time	13	-	15	-	18	-	ns	
t cwl	Write Command to CAS Lead Time	13	-	15	-	18	-	ns	
t ds	Data-in Setup Time	0	-	0	-	0	-	ns	15
t dh	Data-in Hold Time	7	-	10	-	15	-	ns	15



Read- Modify-Write Cycle

Symbol		GM71C(S)17800 C/CL-5		GM71C(S)17800 C/CL-6		GM71C C/CL-7	. ,	Unit	Note
		Min	Max	Min	Max	Min	Max		11010
t rwc	Read-Modify-Write Cycle Time	131	-	155	-	181	-	ns	
t rwd	RAS to WE Delay Time	73	-	85	-	98	-	ns	14
t cwd	CAS to WE Delay Time	36	-	40	-	46	-	ns	14
t awd	Column Address to WE Delay Time	48	-	55	-	63	-	ns	14
t oeh	OE Hold Time from WE	13	-	15	-	18	-	ns	

Refresh Cycle

Symbol	Parameter			GM71C(S)17800 C/CL-6		GM71C(S)17800 C/CL-7		Unit	Note
Symbol		Min	Max	Min	Max	Min	Max	Omt	11010
t csr	CAS Setup Time (CAS-before-RAS Refresh Cycle)	5	1	5	-	5	-	ns	
t chr	CAS Hold Time (CAS-before-RAS Refresh Cycle)	10	1	10	-	10	-	ns	
t wrp	WE Setup Time (CAS-before-RAS Refresh Cycle)	0	1	0	-	0	-	ns	
twrh	WE Hold Time (CAS-before-RAS Refresh Cycle)	7	1	10	-	10	-	ns	
t rpc	RAS Precharge to CAS Hold Time	5	-	5	-	5	-	ns	

Fast Page Mode Cycle

Symbol	Parameter	GM71C(S)17800 C/CL-5		GM71C(S)17800 C/CL-6		GM71C(S)17800 C/CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max	Omt	Note
t PC	Fast Page Mode Cycle Time	35	-	40	-	45	-	ns	
trasp	Fast Page Mode RAS Pulse Width	-	100,000	-	100,000	-	100,000	ns	16
t ACP	Access Time from CAS Precharge	-	30	-	35	-	40	ns	9,17
t rhcp	RAS Hold Time from CAS Precharge	30	-	35	-	40	-	ns	



Fast Page Mode Read-Modify-Write Cycle

Symbol				GM71C(S)17800 C/CL-6		GM71C(S)17800 C/CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max		
t prwc	Fast Page Mode Read-Modify-Write Cycle Time	76	ı	85	i	96	i	ns	
t cpw	WE Delay Time from CAS Precharge	53	-	60	-	68	-	ns	14

$Self\ Refresh\ Mode\ (\ L\text{-}version\)$

Symbol	Parameter	GM71CS17800 CL-5		GM71CS17800 CL-6		GM71CS17800 CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max		
trass	RAS Pulse Width (Self-refresh)	100	-	100	-	100	-	μs	
trps	RAS Precharge Time (Self-refresh)	90	-	110	-	130	-	ns	
t chs	CAS Hold Time (Self-refresh)	-50	-	-50	-	-50	-	ns	



Notes:


- 1. AC Measurements assume $t_T = 5 ns$.
- 2. An initial pause of 200 us is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS-only refresh or CAS-before-RAS refresh). If the internal refresh counter is used, a minimum of eight CAS-before-RAS refresh cycles are required.
- 3. Operation with the trcd(max) limit insures that trac(max) can be met, trcd(max) is specified as a reference point only; if trcd is greater than the specified trcd(max) limit, then access time is controlled exclusively by tcac.
- 4. Operation with the trad(max) limit insures that trac(max) can be met, trad(max) is specified as a reference point only; if trad is greater than the specified trad(max) limit, then access time is controlled exclusively by taa.
- 5. Either todd or todd must be satisfied.
- 6. Either tozo or tozc must be satisfied.
- 7. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
- 8. Assumes that trcd <= trcd (max) and trad <= trad (max). If trcd or trad is greater than the maximum recommended value shown in this table, trac exceeds the value shown.
- 9. Measured with a load circuit equivalent to 2TTL loads and 100pF.(V_{OH}=2.4V , V_{OL}=0.4V)
- 10. Assumes that $t_{RCD} >= t_{RCD}$ (max) and $t_{RAD} <= t_{RAD}$ (max).
- 11. Assumes that $t_{RCD} \le t_{RCD}$ (max) and $t_{RAD} \ge t_{RAD}$ (max).
- 12. Either trch or trrh must be satisfied for a read cycles.
- 13. toff (max) and toez (max) define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
- 14. twcs, trwd, tcwd and tawd and tcrw are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twcs>=twcs(min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if trwd>=trwd(min), tcwd>=tcwd(min), and tawd>=tawd(min) or tcwd>=tcwd(min), tawd>=tawd(min), and tcrw>=tcrw(min), the cycle is a read -modify- write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 15. These parameters are referred to \overline{CAS} leading edge in early write cycle and to \overline{WE} leading edge in a delayed write or a read modify write cycle.
- 16. t_{RASP} defines \overline{RAS} pulse width in fast page mode cycles.
- 17. Access time is determined by the longer of tAA or tCAC or tACP.
- 18. In delayed write or read-modify-write cycles, \overline{OE} must disable output buffer prior to applying data to the device. After \overline{RAS} is reset, if toeh>=tcwL, the I/O pin will remain open circuit (high impedance): if toeh<=tcwL, invalid data will be out at each I/O.



Package Dimensions

28 SOJ

Unit: Inches (mm)



28 TSOP (TYPE II)

