OKI Semiconductor

MSM5117805F

2.097.152-Word × 8-Bit DYNAMIC RAM : FAST PAGE MODE TYPE WITH EDO

DESCRIPTION

The MSM5117805F is a 2,097,152-word × 8-bit dynamic RAM fabricated in Oki's silicon-gate CMOS technology. The MSM5117805F achieves high integration, high-speed operation, and low-power consumption because Oki manufactures the device in a quadruple-layer polysilicon/double-layer metal CMOS process. The MSM5117805F is available in a 28-pin plastic SOJ or 28-pin plastic TSOP.

FEATURES

 \cdot 2,097,152-word \times 8-bit configuration

· Single 5V power supply, ±10% tolerance

· Input : TTL compatible, low input capacitance

· Output : TTL compatible, 3-state

· Refresh: 2048 cycles/32ms

· Fast page mode with EDO, read modify write capability

 $\cdot \overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, hidden refresh, $\overline{\text{RAS}}$ -only refresh capability

· Packages

28-pin 400mil plastic SOJ (SOJ28-P-400-1.27) (Product : MSM5117805F-xxJS) 28-pin 400mil plastic TSOP (TSOPII28-P-400-1.27-K) (Product : MSM5117805F-xxTS-K)

xx indicates speed rank.


This version: November. 2000

Previous version: ---

PRODUCT FAMILY

Family		Access Ti	me (Max.)		Cycle Time	Power Dissipation		
	t _{RAC}	t _{AA}	t _{CAC}	t _{OEA}	(Min.)	Operating (Max.)	Standby (Max.)	
MSM5117805F	50ns	25ns	13ns	13ns	84ns 550mW			
	7805F 60ns 30ns		15ns	15ns	104ns	495mW	5.5mW	
	70ns	35ns	20ns	20ns	124ns	440mW		


PIN CONFIGURATION (TOP VIEW)



Pin Name	Function
A0-A9, A10R	Address Input
RAS	Row Address Strobe
CAS	Column Address Strobe
DQ1-DQ8	Data Input/Data Output
ŌĒ	Output Enable
WE	Write Enable
V _{CC}	Power Supply (5V)
V _{SS}	Ground (0V)
NC	No Connection

Note: The same power supply voltage must be provided to every V_{CC} pin, and the same GND voltage level must be provided to every V_{SS} pin.

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative V _{SS}	V _{IN} , V _{OUT}	-0.5 to V _{CC} +0.5	V
Voltage V _{CC} Supply relative to V _{SS}	V _{CC}	-0.5 to 7.0	V
Short Circuit Output Current	I _{OS}	50	MA
Power Dissipation	P _{D*}	1	W
Operating Temperature	T _{opr}	0 to 70	°C
Storage Temperature	T _{stg}	-55 to 150	°C

^{*:} Ta = 25°C

RECOMMENDED OPERATING CONDITION

 $(Ta = 0 \text{ to } 70^{\circ}C)$

Parameter	Symbol	Min.	Тур.	Max.	Unit
Power Supply Voltage	V _{CC}	4.5	5.0	5.5	V
	V_{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	_	Vcc + 0.5*1	V
Input Low Voltage	V _{IL}	- 0.5 ^{*2}	_	0.8	V

Notes: *1. The input voltage is $V_{CC} + 2.0V$ when the pulse width is less than 20ns (the pulse width is with respect to the point at which V_{CC} is applied).

PIN CAPACITANCE

 $(Vcc=5V\pm10\%,\,Ta=25^{\circ}C,\ f=1\ MHz)$

Parameter	Symbol	Min.	Max.	Unit
Input Capacitance (A0 – A9, A10R)	C _{IN1}	_	5	pF
Input Capacitance (RAS, CAS, WE, OE)	C _{IN2}	1	7	pF
Output Capacitance (DQ1 – DQ8)	C _{I/O}	_	7	pF

^{*2.} The input voltage is $V_{SS} - 2.0V$ when the pulse width is less than 20ns (the pulse width respect to the point at which V_{SS} is applied).

DC CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, Ta = 0 \text{ to } 70^{\circ}C)$

						1,,,,		1070, 14	_ 0 .0	
Parameter	Symbol Condition			117805 50	MSM5117805 F-60		MSM5117805 F-70		Unit	Note
			Min.	Max.	Min.	Max.	Min.	Max.		
Output High Voltage	V _{OH}	I _{OH} = -5.0mA	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	
Output Low Voltage	V _{OL}	I _{OL} = 4.2mA	0	0.4	0	0.4	0	0.4	٧	
Input Leakage Current	lLI	$0V \le V_{\parallel} \le 6.5V;$ All other pins not under test = $0V$	- 10	10	- 10	10	- 10	10	μА	
Output Leakage Current	I _{LO}	DQ disable $0V \le V_O \le V_{CC}$	- 10	10	- 10	10	- 10	10	μΑ	
Average Power Supply Current (Operating)	I _{CC1}	\overline{RAS} , \overline{CAS} cycling, $t_{RC} = Min$.	_	100	_	90	_	80	mA	1,2
Power Supply		RAS, CAS = V _{IH}	_	2	_	2	_	2		
Current (Standby)	I _{CC2}	$\overline{\text{RAS}}, \overline{\text{CAS}}$ $\geq V_{\text{CC}} - 0.2V$	_	1	_	1	_	1	mA	1
Average Power Supply Current (RAS-only Refresh)	I _{CC3}	$\overline{RAS} \text{ cycling,}$ $\overline{CAS} = V_{IH},$ $t_{RC} = \text{Min.}$	_	100	_	90	_	80	mA	1,2
Power Supply Current (Standby)	I _{CC5}	$\overline{RAS} = V_{IH},$ $\overline{CAS} = V_{IL},$ $DQ = enable$	_	5	_	5	_	5	mA	1
Average Power Supply Current (CAS before RAS Refresh)	I _{CC6}	RAS = cycling, CAS before RAS	_	100	_	90	_	80	mA	1,2
Average Power Supply Current (Fast Page Mode)	I _{CC7}	$\overline{RAS} = V_{IL},$ $\overline{CAS} \ cycling,$ $t_{HPC} = Min.$	_	100	_	90	_	80	mA	1,3

Notes: 1. I_{CC} Max. is specified as I_{CC} for output open condition.

- 2. The address can be changed once or less while \overline{RAS} = V_{IL} .
- 3. The address can be changed once or less while \overline{CAS} = V_{IH} .

AC CHARACTERISTICS (1/3)

(V_{CC} = 5V \pm 10%, Ta = 0 to 70°C) Note1,2,3

	MSM5117805					10%, $1a = 0$ to 70 MSM5117805		C) NO	Jie 1,2,3
Parameter	Symbol		117805 ·50		117805 60		117805 70	Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
Random Read or Write Cycle Time	t _{RC}	84	_	104	_	124	_	ns	
Read Modify Write Cycle Time	t _{RWC}	110	_	135	_	160	_	ns	
Fast Page Mode Cycle Time	tHPC	20	_	25		30	_	ns	
Fast Page Mode Read Modify Write Cycle Time	t _{HPRWC}	58		68		78	_	ns	
Access Time from RAS	t _{RAC}		50		60		70	ns	4, 5, 6
Access Time from CAS	tCAC		13		15		20	ns	4,5
Access Time from Column Address	t _{AA}		25		30		35	ns	4,6
Access Time from CAS Precharge	tCPA	_	30	_	35	_	40	ns	4
Access Time from OE	tOEA		13	_	15		20	ns	4
Output Low Impedance Time from CAS	t _{CLZ}	0	_	0	_	0	_	ns	4
Data Output Hold After CAS Low	tDOH	5		5	_	5	_	ns	
CAS to Data Output Buffer Turn- off Delay Time	tCEZ	0	13	0	15	0	20	ns	7,8
RAS to Data Output Buffer Turn- off Delay Time	t _{REZ}	0	13	0	15	0	20	ns	7,8
OE to Data Output Buffer Turn-off Delay Time	t _{OEZ}	0	13	0	15	0	20	ns	7
WE to Data Output Buffer Turn- off Delay Time	t _{WEZ}	0	13	0	15	0	20	ns	7
Transition Time	t _T	1	50	1	50	1	50	ns	3
Refresh Period	t _{REF}	_	32	_	32	_	32	ms	
RAS Precharge Time	t _{RP}	30	_	40	_	50	_	ns	
RAS Pulse Width	t _{RAS}	50	10,000	60	10,000	70	10,000	ns	
RAS Pulse Width (Fast Page Mode with EDO)	t _{RASP}	50	100,000	60	100,000	70	100,000	ns	
RAS Hold Time	tRSH	7	_	10	_	13	_	ns	
RAS Hold Time referenced to OE	tROH	7		10		13	_	ns	
CAS Precharge Time (Fast Page Mode with EDO)	t _{CP}	7	_	10	_	10	_	ns	
CAS Pulse Width	tCAS	7	10,000	10	10,000	13	10,000	ns	
CAS Hold Time	tCSH	35		40		45		ns	

AC CHARACTERISTICS (2/3)

(V_{CC} = 5V \pm 10%, Ta = 0 to 70°C) Note1,2,3

Parameter	Symbol		117805 50	MSM5117805 F-60		MSM5117805 F-70		Unit	Note
Farameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Offic	Note
CAS to RAS Precharge Time	tCRP	5	_	5	_	5	_	ns	
RAS Hold Time from CAS Precharge	t _{RHCP}	30	_	35	_	40	_	ns	
OE Hold Time from CAS (DQ Disable)	t _{CHO}	5	_	5	_	5	_	ns	
RAS to CAS Delay Time	t _{RCD}	11	37	14	45	14	50	ns	5
RAS to Column Address Delay Time	t _{RAD}	9	25	12	30	12	35	ns	6
Row Address Set-up Time	t _{ASR}	0	_	0	_	0	_	ns	
Row Address Hold Time	t _{RAH}	7	_	10		10	_	ns	
Column Address Set-up Time	tASC	0	_	0		0	_	ns	
Column Address Hold Time	tCAH	7	_	10		13	_	ns	
Column Address to RAS Lead Time	t _{RAL}	25	_	30		35	_	ns	
Read Command Set-up Time	t _{RCS}	0	_	0		0	_	ns	
Read Command Hold Time	t _{RCH}	0	_	0		0	_	ns	9
Read Command Hold Time referenced to RAS	t _{RRH}	0	_	0	_	0	_	ns	9
Write Command Set-up Time	twcs	0	_	0	_	0	_	ns	10
Write Command Hold Time	tWCH	7	_	10	_	13	_	ns	
Write Command Pulse Width	t _{WP}	7	_	10	_	10	_	ns	
WE Pulse Width (DQ Disable)	t _{WPE}	7	_	10	_	10	_	ns	
OE Command Hold Time	tOEH	7	_	10	_	13	_	ns	
OE Precharge Time	tOEP	7	_	10	_	10	_	ns	
OE Command Hold Time	toch	7	_	10	_	10	_	ns	
Write Command to RAS Lead Time	t _{RWL}	7	_	10	_	13	_	ns	
Write Command to CAS Lead Time	t _{CWL}	7	_	10	_	13	_	ns	
Data-in Set-up Time	t _{DS}	0	_	0	_	0	_	ns	11
Data-in Hold Time	t _{DH}	7	_	10	_	13	_	ns	11
OE to Data-in Delay Time	tOED	13	_	15	_	20	_	ns	
CAS to WE Delay Time	tCWD	30		34		44		ns	10
Column Address to WE Delay Time	t _{AWD}	42	_	49	_	59		ns	10
RAS to WE Delay Time	t _{RWD}	67		79	_	94		ns	10
CAS Precharge WE Delay Time	tCPWD	47		54		64		ns	10

AC CHARACTERISTICS (3/3)


(V_{CC} = 3.3V \pm 0.3V, Ta = 0 to 70°C) Note1,2,3

				, 00					
Parameter	Symbol	MSM5117805 F-50		MSM5117805 F-60		MSM5117805 F-70		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.	Unit ns ns ns ns ns	Ì
CAS Active Delay Time from RAS Precharge	t _{RPC}	5	_	5	_	5	_	ns	
RAS to CAS Set-up Time (CAS before RAS)	t _{CSR}	5	_	5	_	5	_	ns	
RAS to CAS Hold Time (CAS before RAS)	tCHR	10	_	10	_	10	_	ns	
WE to CAS Hold Time (CAS before RAS)	t _{WRP}	10	_	10	_	10	_	ns	
WE Hold Time from RAS (CAS before RAS)	t _{WRH}	10	_	10	_	10	_	ns	
RAS to WE Set-up Time	t _{WTS}	10	_	10	_	10	_	ns	
RAS to WE Hold Time	t _{WTH}	10	_	10	_	10	_	ns	


Notes: 1. A start-up delay of 200µs is required after power-up, followed by a minimum of eight initialization cycles (RAS-only refresh or CAS before RAS refresh) before proper device operation is achieved.

- 2. The AC characteristics assume $t_T = 2ns$.
- 3. V_{IH} (Min.) and V_{IL} (Max.) are reference levels for measuring input timing signals. Transition times (t_T) are measured between V_{IH} and V_{IL} .
- 4. -50 is measured with a load circuit equivalent to 2TTL load and 50pF, and -60/-70 is measured with a load circuit equivalent to 2TTL load and 100pF.
- Operation within the t_{RCD} (Max.) limit ensures that t_{RAC} (Max.) can be met. t_{RCD} (Max.) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD} (Max.) limit, then the access time is controlled by t_{CAC}.
- 6. Operation within the t_{RAD} (Max.) limit ensures that t_{RAC} (Max.) can be met. t_{RAD} (Max.) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD} (Max.) limit, then the access time is controlled by t_{AA} .
- 7. t_{CEZ} (Max.), t_{REZ} (Max.), t_{WEZ} (Max.), and t_{OEZ} (Max.) define the time at which the output achieved the open circuit condition and are not referenced to output voltage levels.
- 8. t_{CEZ} , and t_{REZ} must be satisfied for open circuit condition.
- 9. t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- 10. t_{WCS} , t_{CWD} , t_{RWD} , t_{AWD} and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \ge t_{WCS}$ (Min.), then the cycle is an early write cycle and the data out will remain open circuit (high impedance) throughout the entire cycle. If $t_{CWD} \ge t_{CWD}$ (Min.), $t_{RWD} \ge t_{RWD}$ (Min.), $t_{RWD} \ge t_{RWD}$ (Min.) and $t_{CPWD} \ge t_{CPWD}$ (Min.), then the cycle is a read modify write cycle and data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, then the condition of the data out (at access time) is indeterminate.
- 11. These parameters are referenced to the \overline{CAS} , leading edges in an early write cycle, and to the \overline{WE} leading edge in an \overline{OE} control write cycle, or a read modify write cycle.


TIMING CHART




Write Cycle (Early Write)




Read Modify Write Cycle




Fast Page Mode Read Cycle (Part-1)




Fast Page Mode Read Cycle (Part-2)




Fast Page Mode Write Cycle (Early Write)




Fast Page Mode Read Modify Write Cycle




RAS-only Refresh Cycle




$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh Cycle



Hidden Refresh Read Cycle



Hidden Refresh Write Cycle



NOTICE

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2000 Oki Electric Industry Co., Ltd.