REVISION HISTORY

Schematics Index:

P01: REVISION HISTORY

P02: BLOCK P03: CPU P04: POWER P05: MISC

P06:SDIO WIFI P07: USB

FU/. USB

PO8: BESIDE CPU

P09: NAND

IPSOUT CHG-IN **PWRON** (D) H <u>GND</u> TS BAT PB2 SPDIF-D0 PWM0 **PG13** EINT13 PWM1 88 **PB15 GPIO** TWI1-SCK **PB16 GPIO** TWI1-SDA PD₂ LCD-D2 UART2-TX PD3 LCD-D3 UART2-RX PD4 LCD-D4 UART2-CTS PD5 LCD-D5 UART2-RTS

GND

VCC-3V3

1 +

GND USB 0 USB 0 VBUS GND $\odot \odot \square$ UART1-TX EINT3 UART1-RX EINT4 LRADC0 CSIPCK SPI2-CS0 CSIMCLK SPI2-CLK **CSIHSYNC** SPI2-MOSI **CSIVSYNC** SPI2-MISO CSID0 SDC2-D0 CSID1 SDC2-D1 0 CSID2 SDC2-D2 CSID3 SDC2-D3 CSID4 SDC2-CMD CSID5 SDC2-CLK 0 CSID6 UART1-TX CSID7 UART1-RX 0000000000

1 +

GND HPCOM HPCOM HPCOM IZS-MCLK IZS-BCLK IZS-DO IZS-DI AGND MICINI MICINI WICINI

SOFTWARE-DEFINED ALT. MUX FUNCTION GR8 PIN PORT NO.

PG3

PG4

PE₀

PE₁

PE₂

PE₃

PE4

PE₅

PE₆

PE7

PE8

PE9


PE10

PE11


PB5 PB6 PB7 PB8 PB8


Revision History	Description	Date	Drawn	Checked	Approved
CRUMB	version 0.1	2016-08-05			
C.H.I.P. Pro	version 0.9	2016-11-11			
C.H.I.P. Pro	version 0.9a - fix sheet 1 pinout dwg	2017-03-01			







TP list	Function	
TP 0	FEL	
TP 1	USB0-ID	
TP 2	USB0-D+	
TP 3	USB0-D-	NEXT/THING
TP 4	TWI0-SDA	COMPANY
TP 5	TWI0-SCK	Oakland, California
TP 6	DC3-SET	docs.nextthing.co
		C.H.I.P. Pro Size Page Name F
		Date: Wednesday, November 30, 2016 Sheet 2 of 9
	TP 0 TP 1 TP 2 TP 3 TP 4 TP 5	TP 0 FEL TP 1 USB0-ID TP 2 USB0-D+ TP 3 USB0-D- TP 4 TWI0-SDA TP 5 TWI0-SCK








MISC

























3 USB0-IDDET <<-

