

Frontier Tips and Tricks

Balint Joo - OLCF

Oak Ridge Leadership Computing Facility Frontier Training Workshop(virtual)

Friday, Feb 17, 2023

joob AT ornl.gov







Contents

- The joy of being the last but one talk, is that nearly everything has been said already ©
- That having been said, here are the contents:
 - ROCm Building Tips
 - Interactive/Testing
 - SLURM Process binding and NIC Binding
 - Using the NVMEs
 - CMake Tips
 - Debugging
 - Profiling
 - Getting Help
- We may not get through it all, but you will be able to get the slides for reference.



Modules for ROCm/HIP development: The Old Way

- To use hipcc and other rocm tools: module load rocm/<version>
- To use a newer version of CMake: module load cmake
- To use a GPU aware MPI:
 - module load craype-accel-amd-gfx90a
 - export MPICH_GPU_SUPPORT_ENABLED=1
- To link against MPI
 - module load cray-mpich
 - export MPICH DIR=/opt/cray/pe/mpich/<version>/ofi/<PE>/<version>
 - export GTL_ROOT=/opt/cray/pe/mpich/<version>/gtl/lib
 - MPI_CFLAGS="\${CRAY_XPMEM_INCLUDE_OPTS} -I\${MPICH_DIR}/include"
 - MPI_LDFLAGS="\${CRAY_XPMEM_POST_LINK_OPTS} -lxpmem -L\${MPICH_DIR}/lib -lmpi -L\$(GTL_ROOT) -lmpi_gtl_hsa"
- Command line:
 - hipcc \${MPI CFLAGS} -o app app.cpp \${MPI LDFLAGS}
- Cmake builds (using HIPCC as C++ compiler): set CMake variables as (using –D on command line or in GUI)
 - CMAKE CXX COMPILER=hipcc and/or CMAKE C COMPILER=hipcc
 - CMAKE_CXX_FLAGS="\${MPI_CFLAGS}" and/or CMAKE_C_FLAGS="\${MPI_CFLAGS}"
 - CMAKE EXE LINKER FLAGS="\${MPI LDFLAGS}"
 - if using shared libs cmake shared linker flags="\${MPI LDFLAGS}"



New Way: with Cray CC wrappers and AMD Compilers

- Main benefit: fewer explicit flags needed
- Can still use hipcc directly
- Incompatible with the 'rocm' module (use one or the other)
 - module unload PrgEnv-cray
 - module load PrgEnv-amd
 - module load amd/<ROCm version> # e.g. 4.5.2 or 5.1.0
 - this sets the ROCm settings too
- Now you can use 'CC' wrappers to compile
 - Handy if you want to use e.g. perftools / CrayPAT
 - No need for XPMEM flags (they are automatic)
 - May load stuff you don't want: e.g. cray-libsci
 - you may need to explicitly unload this depending on your use-cases.



ROCm versions and MPI

- CC & HIPCC use LLVM underneath
 - Good idea to use MPI compiled with compatible version of LLVM as the CC/hipcc you are using.
- For ROCm-4.5.2 (oldest installed)
 - Use up to MPICH version 8.1.14
 - For hipcc builds MPI_LFDLAGS uses
 - /opt/cray/pe/mpich/8.1.14/ofi/amd/4.4
- For ROCm-5.x
 - Use MPICH version above 8.1.16 --- current is 8.1.23
 - For hipcc builds MPI_LFDLAGS uses
 - /opt/cray/pe/mpich/8.1.23/ofi/amd/5.0



Running Interactive Single node, Single Device jobs

- Frequently used when you may want to profile, check things, or profile and debug single device code
- Easiest without MPI for single device testing:


```
# Sample session
$ salloc -A <Account> -t hh:mm:ss -N 1 --exclusive
# GPUS not visible yet at this point
$
$ srun -pty bash
$
# GPUs now visible. Run as if you were on a workstation
$
$ ./gpu_code <user_args>
```

- Login nodes also have a GPU for quick testing (no need to salloc)
 - Do not use the login node GPUs for heavy compute.




Frontier and Crusher Nodes

- Each node has
 - 1x 64 core AMD HPC Optimized EPYC CPU + 512 GB DDR4 memory
 - 4 x AMD Radeon Instinct MI250X GPUs (gfx90a)
 - Each GPU is made up of 2 Graphics Compute Dies (GCDs)
 - Each GCD has 64 GB HBM (1.6 TB/sec)
 - GPU-GPU: All-to-all Infinity Fabric Interconnect, Host-GPU: PCie Gen4: 36+36 GB/sec
 - 2 x NVMe SSDs (1.9 TB each)
- Slingshot Interconnect: 25 + 25 GB/sec
- Crusher Documentation:
 https://docs.olcf.ornl.gov/systems/crusher quick start
 quide.html





Binding MPI ranks to GPUs, Cores & NUMA



GCD	Cores	NUMA region	
0	48-55	3	
1	56-63	3	
2	16-23	1	
3	24-31	1	
4	0-7	0	
5	8-15	0	
6	32-39	2	
7	40-47	2	

• I really only need 1 thread per core so in my case I can use:



Binding MPI ranks to GPUs, Cores & NUMA (cont'd)

- If you want more threads per MPI use -cpu-bind=mask_cpu
- In the (128-bit) CPU mask, each bit corresponds to a core
 - e.g. core 0 ⇔ bit 0, core 1 ⇔ bit 1 and so forth
 - bits 0-63 are main CPU threads, 64-128 are hyper-threads

```
MASK 0="0x00fe00000000000"
                                  # Cores 49-55
                                                      Cores:
MASK 1="0xfe00000000000000"
                                  # Cores 57-64
MASK 2="0x000000000fe0000"
                                  # Cores 17-23
MASK 3="0x0000000fe000000"
                                  # Cores 25-31
                                                      Bit mask:
MASK 4="0x0000000000000000000fe"
                                  \# Cores 1-7
MASK 5="0x00000000000fe00"
                                  # Cores 9-15
MASK 6="0x000000fe00000000"
                                  # Cores 33-39
                                                             0x
                                                      Hex:
MASK 7="0x0000fe000000000"
                                  # Cores 41-47
CPU MASK= \
"--cpu-bind=mask cpu:${MASK 0},${MASK 1},${MASK 2},${MASK 3},${MASK 4},${MASK 5},${MASK 6},${MASK 7}"
srun -N 1 -n 8 --ntasks-per-node=8 -c 7 ${CPU MASK} --mem-bind=map mem:3,3,1,1,0,0,2,2 \
       <Application> <Arguments>
```



Use Tom's hello_jobstep code to see the effect of your mappings https://code.ornl.gov/olcf/hello_jobstep

Other useful options

- --gpu-bind=closest
 - if you only need each MPI rank to see only 1 GPU (all comms via MPI rather than via P2P). Then you don't need a cpu-mask. Each process irrespective of which cores it lands on will be mapped correctly (keep c 7 flag to give each process a full 7 core 'width' together with the hidden core 0 it will fill an L2 region)
- -S O
 - Make available all the cores (8 per L2 region)
 - NB: Low noise mode is still on. System functions are still on core 0



Comms optimization. (see also Tim Mattox's talk!)

- MPI Awareness
 - module load craype-accel-gfx90a
 - export MPICH_GPU_SUPPORT_ENABLED=1
- Place MPI buffers in GPU memory
 - GPU has direct access to NIC
- Make a process is bound to the right GPU and NIC
 - MPICH_OFI_NIC_POLICY=NUMA.
 - map process to NIC nearest process's NUMA domain
 - MPICH_OFI_NIC_POLICY=GPU
 - map process to NIC nearest process's attached GPU
 - MPICH_OFI_NIC_POLICY=USER
 - Plus: MPICH_OFI_NIC_MAPPING=<nic>:<local process_ids>; <nic>:<local process ids>...



For Control Freaks only: Fully user bound

Assumption: App explicitly binds via API calls to GPU whose ID is its local MPI Rank

```
MASK_0="0x00fe00000000000" # Cores 49-55
MASK_1="0xfe0000000000000" # Cores 57-64
MASK_2="0x0000000000fe0000" # Cores 17-23
MASK_3="0x00000000fe00000" # Cores 25-31
MASK_4="0x000000000000fe" # Cores 1-7
MASK_5="0x00000000000fe00" # Cores 9-15
MASK_6="0x0000000000000" # Cores 33-39
MASK_7="0x0000fe00000000" # Cores 41-47

CPU_MASK= \
"--cpu-bind=mask_cpu:${MASK_0},${MASK_1},
${MASK_2},${MASK_3},${MASK_4},${MASK_5},
${MASK_6},${MASK_7}"
```

```
NIC-
                                                                                             NIC-2
                                                      8 GB/s Rd
                                                      4 GB/s Wr
                                       NVMe SSD
00 (000, 064) 01 (001, 065) 02 (002, 066) 03 (003, 067) 04 (004, 068) 05 (005, 069) 06 (006, 070) 07 (007, 071)
24 (024, 088) 25 (025, 089) 26 (026, 090) 27 (027, 091) 28 (028, 092) 29 (029, 093) 30 (030, 094) 31 (031, 095)
32 (032, 096) 33 (033, 097) 34 (034, 098) 35 (035, 099) 36 (036, 100) 37 (037, 101) 38 (038, 102) 39 (039, 103)
40 (040, 104) 41 (041, 105) 42 (042, 106) 43 (043, 107) 44 (044, 108) 45 (045, 109) 46 (046, 110) 47 (047, 111)
                      58 (058, 122) 59 (059, 123) 60 (060, 124) 61 (061, 125) 62 (062, 126) 63 (063, 127)
                                                                                                                         NIC-0
                                                                                             NIC-3
```

Perspective; the above mapping gave me the same performance as if I had used MPI_OFI_NIC_POLICY=NUMA and not bothered with MPICH_OFI_NIC_MAPPING



Other useful tidbits

Diagnostics:

- export MPICH_ENV_DISPLAY=1
- export MPICH_OFI_NIC_VERBOSE=1

Synchronizing Collectives

- Some codes occasionally assume that certain collectives are synchronizing, whereas optimizations may end up meaning they are actually not.
 - This can lead to e.g. hangs
- One can disable collective optimizations (perform a barrier before the collective) either globally or for individual collectives:
 - export MPICH_COLL_SYNC=0 # Don't sync before collectives (default)
 - export MPICH_COLL_SYNC=1 # Sync before every collective
 - export MPICH_COLL_SYNC=MPI_Bcast # Sync before every broadcast
 - man MPI to see list of collectives that are appropriate here.



Use the NVMEs (Chris Zimmer's talk)

- Each node has 2x 1.92TB NVME units
- To use in scripts: #SBATCH –C nvme
- On the command line: salloc –C nvme ...
- NVME directory: /mnt/bb/\${USER}
- Important: This is a separate directory on each node
 - One node cannot read another node's diretory.
 - Use SLURM variables to avoid name collisions between processes on the same node
 - Make it look like a single FS with UnifyFS
- Directories go away after job ends
 - make sure your launcher script saves anything you want before exiting.

```
#SBATCH -C nvme
# .. job stuff
srun -n16 -N 2 launch.sh ./app ./arg
```

launch.sh: Each process gets its own dir based on its local ID on the node

```
#!/bin/bash
U=${USER}
JOB=${SLURM_JOBID}
LOC=${SLURM_LOCALID}
# make a dir in NVME
DIR=/mnt/bb/${U}/${JOB}_${LOC}
if [!-d ${DIR}];
then
 mkdir –p ${DIR}
#Run app with args
$* --my-dir=${DIR}
```

HIP and CMake v1

- 2 Ways to go:
 - use `hipcc` or `CC` as the CXX compiler and add extra flags for HIP
 - Use HIP NativeLangauge support
- This version here uses 'hipcc' as CXX compiler
- Use find_package() for finding HIP libs

```
# Get ROCm CMake Helpers onto your CMake Module Path
if (NOT DEFINED ROCM PATH )
  if (NOT DEFINED ENV{ROCM PATH} )
    set(ROCM PATH "/opt/rocm" CACHE PATH "ROCm path")
  else()
    set(ROCM PATH $ENV{ROCM PATH} CACHE PATH "ROCm path")
  endif()
endif()
set(CMAKE MODULE PATH "${ROCM PATH}/lib/cmake" ${CMAKE MODULE PATH})
# Set GPU Targets and Find all the HIP modules
set(GPU TARGETS "qfx906;qfx908" CACHE STRING "The GPU TARGETS" )
find package(HIP REQUIRED)
find package(hipfft REQUIRED)
find package(hiprand REQUIRED)
find package(rocrand REQUIRED)
find package(hipblas REQUIRED)
find package(rocblas REQUIRED)
find package(hipcub REQUIRED)
find package(rocprim REQUIRED)
set ( MY HIP SRCS my hip src1.cpp my hip src2.cpp my hip src3.cpp)
# Mark source files as HIP. I guess in the future just a
# LANGUAGE HIP property will suffice. For now do it via compile flags
set source files properties ( ${MY HIP SRCS} PROPERTIES LANGUAGE CXX)
set source files properties ( ${MY HIP SRCS} PROPERTIES
                             COMPILE FLAGS "-x hip")
# Create a Library dependent on HIP
add library( myLib ${MY HIP SRCS} )
target include directories(myLib PUBLIC ${ROCM PATH}/hipfft/include)
target link libraries(myLib PUBLIC
    hip::hiprand roc::rocrand
    hip::hipfft
    roc::hipblas roc::rocblas
    hip::hipcub roc::rocprim hip
```

HIP and CMake v2

- Native HIP Language support:
 - mark files as being HIP using set_source_files_poperties()
- Control compiler via
 - CMAKE_HIP_COMPILER
 - CMAKE HIP FLAGS
 - CMAKE_HIP_ARCHITECTURE
- Cannot use hipcc wrapper for CMAKE_HIP_COMPILER
- CMake will look for ROCm clang++ and add flags
- Doesn't currently work with HIP on NVIDIA
- I still find setting the architecture confusing: GPU_TARGETS? HIP_ARCHITECTURES? etc.
- May take a while to stabilize

```
# Get ROCm CMake Helpers onto your CMake Module Path
enable language(HIP)
if (NOT DEFINED ROCM PATH )
 if (NOT DEFINED ENV{ROCM PATH} )
    set(ROCM PATH "/opt/rocm" CACHE PATH "ROCm path")
  else()
    set(ROCM PATH $ENV{ROCM PATH} CACHE PATH "ROCm path")
  endif()
endif()
set(CMAKE MODULE PATH "${ROCM PATH}/lib/cmake" ${CMAKE MODULE PATH})
find package(HIP REQUIRED)
find package(hipfft REQUIRED)
find package(hiprand REQUIRED)
find package(rocrand REQUIRED)
find package(hipblas REQUIRED)
find package(rocblas REQUIRED)
find package(hipcub REQUIRED)
find package(rocprim REQUIRED)
set( MY HIP SRCS my hip src1.cpp my hip src2.cpp my hip src3.cpp)
# Mark source files as HIP. I quess in the future just a
# LANGUAGE HIP property will suffice. For now do it via compile flags
set source files properties ( ${MY HIP SRCS} PROPERTIES LANGUAGE HIP)
# Create a Library dependent on HIP
add library( myLib ${MY HIP SRCS} )
target link libraries(myLib PUBLIC
    hip::hiprand roc::rocrand
    hip::hipfft
    roc::hipblas roc::rocblas
    hip::hipcub roc::rocprim hip
```

Debug Tips

- Run with `ulimit –c unlimited` make sure crashes dump core
 - rocgdb <executable> -c <core file> -- may get you a useful backtrace
- In a hang:
 - squeue | grep <username> to get a list of hosts
 - ssh into any of the hosts
 - run top, or `ps` to find the PID of the executable
 - rocgdb -p <PID>
 - connect to running/hung process. Generate backtrace
- See Mark Stock's excellent talk



GDB4HPC quick start

- module load gdb4hpc
- module load rocm
- module unload xalt # xalt can inhibit launches
- salloc
- gdb4hpc
- dbg all> maint set unsafe on
 - Sometimes required if MPI Init etc. not found in the code
- launch \$a{N} --launcher-args="--ntasks-per-node=1 -c 7 --gpus-per-node=8" application -a "application args"
 - N = number of processes
 - --launcher-args specifies 'srun' arguments
 - A bunch of startup messages will follow
- a{0..1}: Initial breakpoint, in main
 - # Set breakpoints etc and continue
- dbg all> c
- See the Profiling and Debugging Tutorial by the HPE COE folks..



ROCProf – The AMD Profiler and Tracer

- rocprof measures a variety of counters and can trace execution
- There are 'basic counters' and 'derived counters'
 - rocprof --list-basic
 - rocprof --list-derived
- Useful to know your code limiters to guide what to measure
 - e.g. Lattice QCD Wilson Dslash (my all time fave kernel / Nemesis)
 - Memory Bandwidth bound (Flops/Byte ∈ [~0.87 ~2.7])
 - High register usage: minimally around 70 registers needed/kernel
 - Spilling is a possibility



Measuring Memory Bandwidth

- Derived Counters: FetchSize, WriteSize
- In single device interactive job invoke as:

```
pmc: FetchSize WriteSize
pmc: L2CacheHit

mem counters.txt file
```

Input counters

Track Time

Output file


Application command line

**OAK RIDGE COMPUTING COMPUTING FACILITY

- 2 lines in input -> executable will run twice
- Profiling may affect performance

View CSV e.g. in Excel.

Shared Mem (LDS)=5632 VGPRs=64 Fetch=22.8 MiB Call Time=~370-390 µs



Comments

Name Mangling: 11vm-cxxfilt (supplied with ROCM) is your friend

[bjoo@login1.spock test]\$ llvm-cxxfilt _ZN6Kokkos12Experimental4ImplL32hip_parallel_launch_local_memoryINS_ 4Impl11ParallelForINS3_16ViewValueFunctorINS0_3HIPEjLb1EEENS_11RangePolicyIJS6_NS_9IndexTypeIlEEEEES6_ EELj1024ELj1EEEvPKT

```
void Kokkos::Experimental::Impl::hip_parallel_launch_local_memory<Kokkos::Impl::ParallelFor<Kokkos::Impl::
ViewValueFunctor<Kokkos::Experimental::HIP, unsigned int, true>, Kokkos::RangePolicy<Kokkos::Experimental::HIP,
   Kokkos::IndexType<long> >, Kokkos::Experimental::HIP, unsigned int, true>, Kokkos::RangePolicy<Kokkos::Experimental::HIP,
   Kokkos::IndexType<long> >, Kokkos::Experimental::HIP> const*)
```

- CompleteNs DispatchNs ~ call time
- EndNs BeginNs kernel run time << call time here -> latency!!
- Actual BW ~ 26 MiB/55 us ~ 461 GiB/s (End Begin)
- Observed BW ~ 26MiB/380 us ~ 66.8 GiB/s (CompNs-DispatchNs) ?
- Some 'Scratch' is used. Are we spilling registers?



Rocprof and Tracing


To Trace HIP, HSA and GPU execution use

```
rocprof --sys-trace \
```

- ./dslash_test --dim 16 16 16 16 --niter 10
- Generates JSON file to use with 'Chrome' Trace viewer
- Default name: results.json
- You can view with a trace viewer.
 - Type 'chrome://tracing' in your chrome URL location
 - Or use your favorite Chrome-Trace compatible tracer tool
 - Getting used to navigating the traces in Chrome can take some time.
 - Also one can use the Perfetto UI trace viewer https://ui.perfetto.dev/



Chrome Trace



Generating ISA files

- Compile with
 - -g -ggdb -save-temps
- This will save LLVM bytecode, GPU assembly and object files:
 - test kokkos perf
 - test_kokkos_perf-hip-amdgcn-amd-amdhsa-gfx90a.s <- assembly</pre>
 - test_kokkos_perf-hip-amdgcn-amd-amdhsa-gfx90a.o <- object</pre>
- Assembly can be immediately looked at
- Dump object files with Ilvm-objdump e.g.:
 - llvm-objdump --source --line-numbers ./test_kokkos_perfhip-amdgcn-amd-amdhsa-gfx90a.o > ISA.dump



Useful Info in Assembly files

- In the .s files look for function begin and end points:
 - Lfunc_beginXXX identify kernel
 - .Lfunc_end useful into

```
.qlobl
```

Mangled name: use Ilvm-cxxfilt to unmangle

```
ZN6Kokkos12Experimental4ImplL32hip parallel launch local memoryINS 4Impl11ParallelForIN2MG
13DslashFunctorINS 7complexIfEES8 S8 Li1ELi0EEENS 11RangePolicyIJNS0 3HIPENS 12LaunchBounds
ILj256ELj1EEEEEESB EELj256ELj1EEEvPKT ; -- Begin function
ZN6Kokkos12Experimental4ImplL32hip parallel launch local memoryINS 4Impl11ParallelForIN2MG
13DslashFunctorINS 7complexIfEES8 S8 Li1ELi0EEENS 11RangePolicyIJNS0 3HIPENS 12LaunchBounds
ILj256ELj1EEEEEESB EELj256ELj1EEEvPKT
        .p2align
        .type
ZN6Kokkos12Experimental4ImplL32hip_parallel_launch_local_memoryINS_4Impl11ParallelForIN2MG
13DslashFunctorINS 7complexIfEES8 S8 Li1ELi0EEENS 11RangePolicyIJNS0 3HIPENS 12LaunchBounds
ILj256ELj1EEEEEESB EELj256ELj1EEEvPKT ,@function
ZN6Kokkos12Experimental4ImplL32hip parallel launch local memoryINS 4Impl11ParallelForIN2MG
13DslashFunctorINS 7complexIfEES8_S8_Li1ELi0EEENS_11RangePolicyIJNS0_3HIPENS_12LaunchBounds
ILj256ELj1EEEEEESB EELj256ELj1EEEvPKT : ;
@ ZN6Kokkos12Experimental4ImplL32hip parallel launch local_memoryINS_4Impl11ParallelForIN2M
G13DslashFunctorINS 7complexIfEES8 S8 Li1ELi0EEENS 11RangePolicyIJNS0 3HIPENS 12LaunchBound
sILj256ELj1EEEEEESB EELj256ELj1EEEvPKT
.Lfunc begin12:
```

Useful Info in Assembly files

- In the .s files look for function begin and end points:
 - Lfunc_beginXXX identify kernel
 - Lfunc_end useful into

.s files also give hints about spills. Search for "Folded Spill"





New tool: OmniPerf

- OmniPerf from AMD Research can provide
 - CLI collection similar in style to Nsight Compute
 - separate visualization
 - roofline analysis
 - text summaries (including from CLI)
 - One can also still look at CSV files in excel if one is feeling masochistic
 - See Alessandro's Great Talk!

\$Metric	\$	Avg	\$ Min	\$ Max	‡ Unit
Grid Size		320.00	128.00	512.00	Work items
Workgroup Size		192.00	128.00	256.00	Work items
Total Wavefronts	$\neg \vdash$	87.00	2.00	172.00	Wavefronts
Saved Wavefronts		0.00	0.00	0.00	Wavefronts
Restored Wavefronts	$\neg \vdash$	0.00	0.00	0.00	Wavefronts
VGPRs		28.00	28.00	28.00	Registers
SGPRs		80.00	80.00	80.00	Registers
LDS Allocation		0.00	0.00	0.00	Bytes
Scratch Allocation		496.00	496.00	496.00	Bytes







New Tools: OmniPerf

- Still some multi-MPI issues... I had the following looking at a code I was working with:
 - Process 0 didn't have any GPU kernels and this broke the counter collation
 - Solution I added a Dummy Kernel (thanks to Vassilios Mewes for the idea)
 - All the MPI tasks needed to run OmniPerf (for the replays to work)
- OmniPerf is mostly Python: https://github.com/AMDResearch/omniperf
 - uses e.g. pandas to process ROCprof JSON files
 - visualizations by running a local web server, or providing MongoDB database to a Grafana visualization service (needs setup)
 - One could install on local Linux system to process and visualize files obtained from Crusher
 - I had Python issues on my Mac may be Mac specific. Your mileage may vary
 - Ended up using 'local server approach'



Getting Help

- Submit a ticket to help@olcf.ornl.gov
- Consult the documentation at:
 - https://docs.olcf.ornl.gov/systems/frontier_user_guide.html
 - https://docs.olcf.ornl.gov/systems/crusher_quick_start_guide.html
- Consider attending an "Office Hour"
 - Mondays at 2-3pm
 - Sign up at https://www.olcf.ornl.gov/crusher-office-hours/



Ticket Tips

- The most helpful tickets
 - Clearly state the problem, the key modules/env vars
 - Have a small reproducer (either attached or identified in the text)
 - detail any other investigation you may have undertaken before you got stuck
- Less helpful tickets
 - "Please help! My code stopped working."
- The least helpful ticket:

_



Summary

- We discussed
 - modules needed to get developing with HIP on Frontier & Crusher
 - running single device, interactive jobs, for debugging & profiling
 - how to bind processes (both 1-core and multi-core per process)
 - how to use NVME
 - how to set up CMake for building for HIP/ROCm
 - how to generate profiles and traces using the QUDA 'dslash_test' as an example (memory b/w bound kernel run in a latency bound region)
 - how to generate ISA, and look for kernel information
 - Looked at some new tools in the pipe (OmniPerf)
 - how to get help
- Questions?



Acknowledgements and Thanks!

- These tidbits here are a disordered collection of information I have gathered from our Frontier Center of Excellence colleagues at AMD especially: Nick Curtis, Damon McDougall and Corbin Robeck
- Our profiling examples used the QUDA Code available from https://github.com/lattice/quda.git which is maintained by Kate Clark and the QUDA community.
- Our ISA example use Kokkos Dslash which uses Kokkos. Big shout out to the Kokkos Team! Locally at ORNL the HIP porting is the hard work of Damien Lebrun-Grandie, Bruno Trucsin, Daniel Arndt and colleagues working closely with Nick Curtis at AMD (https://github.com/kokkos)
- OmniPerf plots were made using the HemeLB code from UCL courtesy of Peter Coveney and Ioannis Zacharoidiou



Funding Acknowledgement

- This research was supported by the Exascale Computing Project (17-SC-20-SC), a collaborative effort of two U.S.
 Department of Energy organizations (Office of Science and the National Nuclear Security Administration) responsible for the planning and preparation of a capable exascale ecosystem, including software, applications, hardware, advanced system engineering and early testbed platforms, in support of the nation's exascale computing imperative.
- This research used resources of the Oak Ridge Leadership Computing Facility, which is a DOE Office of Science User Facility supported under Contract DE-AC05-00OR22725.

