




FILE NAME:	315-5195.pdsprj	DATE:	02/08/2022
DESIGN TITLE:	Sega 315-5195	PAGE:	1 of 18
	MAPPING REGS BANK 0		
BY:	Sean Gonsalves	REV:	A




FILE NAME:	315-5195.pdsprj	DATE:	02/08/2022
DESIGN TITLE:	Sega 315-5195	PAGE:	2 of 18
	MAPPING REGS BANK 1		
BY: Sean Gonsalves	REV: A		




FILE NAME:	315-5195.pdsprj	DATE:	02/08/2022
DESIGN TITLE:	Sega 315-5195 MAPPING REGS BANK 2	PAGE:	3 of 18
BY:	Sean Gonsalves	REV:	A







FILE NAME:	315-5195.pdsprj	DATE:	02/08/2022
DESIGN TITLE:	Sega 315-5195	PAGE:	5 of 18
	MAPPING REGS BANK 4		
BY: Sean Gonsalves	REV: A		



FILE NAME:	315-5195.pdsprj	DATE:	02/08/2022
DESIGN TITLE:	Sega 315-5195	PAGE:	6 of 18
	MAPPING REGS BANK 5		
BY: Sean Gonsalves	REV: A		








FILE NAME:	315-5195.pdsprj	DATE:	02/08/2022
DESIGN TITLE:	Sega 315-5195	PAGE:	7 of 18
	MAPPING REGS BANK 6		
BY: Sean Gonsalves	REV: A		



FILE NAME:	315-5195.pdsprj	DATE:	02/08/2022
DESIGN TITLE:	Sega 315-5195	PAGE:	8 of 18
	MAPPING REGS BANK 7		
BY: Sean Gonsalves	REV: A		















MCU read muxes:  
00: Latch MSB  
01: Latch LSB  
02: Various 68k lines and status  
03: Sub CPU latch data














FILE NAME: <b>315-5195.pdsprj</b>	DATE: <b>02/08/2022</b>
DESIGN TITLE: <b>Sega 315-5195</b> <b>MAIN / SUB COMM</b>	PAGE: <b>16 of 18</b>
BY: <b>Sean Gonsalves</b>	REV: <b>A</b>



