






FILE NAME: 315-5195.pc	dsprj	DATE:
DESIGN TITLE: Seag 315-5		23/07/2021
1	REGS BANK 2	PAGE:
BY: Sean Gonsalves	REV: A	











Read 02:
Bit 0: REST pin
Bit 1: HALT pin
Bit 2: BERR pin
Bit 3: IPL pins direction
Bit 4: IRQ in
Bit 5: P pins direction
Bit 6: Busy with R/W
Bit 7:

FILE NAME: 315-5195.pdsprj


DESIGN TITLE: Seag 315-5195


MCU READ


BY: Sean Gonsalves


DATE:
23/07/2021


PAGE:
3 of 14













FILE NAME: 315-5195.pdsprj			DATE:
DESIGN TITLE: Seag 315-5195			23/07/2021
MAIN DATA OUT			PAGE: 4 of 14
BY: Sean Gonsalves	REV:	Α	





FILE NAME: 315-5195.pdsprj


DESIGN TITLE: Seag 315-5195

MEMORY MAPPING


BY: Sean Gonsalves


DATE:
23/07/2021

PAGE:
6 of 14





FILE NAME: 315-5195.	pdsprj	DATE:
DESIGN TITLE: Seag 315-	23/07/2021	
ADDRESS	PAGE: 7 of 14	
BY: Sean Gonsalves	REV: A	






FILE NAME:	315-5195.pdsprj			DAT	E:		
DESIGN TITLE:	Seag 315-5195			23	/07	/2021	
	ADDRESS REGS			PAG 8	E: of	14	
BY: Sean Gon	salves	REV:	Α				








FILE NAME: 315-5195.pdsprj
DESIGN TITLE: Seag 315-5195
MAPPING REGS BANK 4


BY: Sean Gonsalves REV: A


DATE:


23/07/2021

PAGE: 10 of 14











FILE NAME: 315-5195.pdsprj	315-5195.pdsprj		DATE:	
DESIGN TITLE: Seag 315-5195				23/07/2021
CS OUTPUTS				PAGE: 11 of 14
BY: Sean Gonsalves	REV:	Α		





FILE NAME: 315-5195.pdsprj


DESIGN TITLE: Seag 315-5195

MAIN / SUB COMM

BY: Sean Gonsalves

DATE:
23/07/2021

PAGE:
12 of 14



FILE NAME: 315-5195.pdsprj


DESIGN TITLE: Seag 315-5195

MAPPING REGS BANK 6

BY: Sean Gonsalves

DATE:
23/07/2021

PAGE:
13 of 14



DATE: 23/07/2021

REV: A

PAGE: 14 of 14