


## Changes:


Replaced the 4078 and the AND gate by a second SLG46826V It's slightly cheaper, reduces the BOM, and eases routing Routed (NOR U9 pin 13, now in new SLG46826V) to IO4 (pin 6) Routed NEO-E0 pin 32 to IO5 (pin 7)





## Plain buffers





FILE NAME: NEO-E0_B.pdsprj				DATE:	
DESIGN TITLE: NEO-E0				10/11/2022	
				PAGE: 1 of	1
BY: Sean Gons	salves	REV:	В		