







All IO blocks have embedded NANDs with max 3 inputs.
All unconnected inputs considered as in HIGH state.



All PIN_Ax_y lines are Nanded together in the IO block of each respective pin



Flipping muxes

