





Three 4-bit shift registers, with separate registers to "catch" their output. The value is then output normally or backwards depending on pin 9 and 10.

Possibly graphics SIPO with flipping.

Two 8-bit delay lines with a final register.