



Ming Hsieh Department of Electrical Engineering

FINAL PROJECT REPORT Design of a General Purpose CPU

Submitted By

Youngseok Lee - 4930239194
Narayana Reddy Lekkala - 9623274062
Chirag Ahuja - 5920609598

Phase 2 Part 1

A. Introduction

The core brain of the computer is the Central Processing unit. In this project, a pipelined microprocessor design has been obtained to process instructions such as arithmetic/logical operations, memory operations such as Store and Load word.

In order to increase the throughput of our design, a 5-stage pipeline has been used such that an output is present at the end of every clock cycle. Below is the diagram of 5-stage pipelined CPU where the Instruction Fetch and Instruction Decode stage has been completed using software script by Perl i.e. A Perl script fetches and decodes the instruction and generates a vector file. The rest of the stages are generated through the Hardware.

The vector file is provided as an input to the Register File stage which is further sent out to the Execution stage or the ALU according to its functionality such as OR, XOR, AND, MULTIPLY and ADD. The memory stage is a 512 bit SRAM facilitating the processing of STORE and LOAD instructions. The Write back stage writes the data back to the Register File.





Figure 1. Block Diagram of a general purpose microprocessor

B. Data path design of the Processor

Description

The Design below is the schematic design of the microprocessor. The first block is register file (RF) with multiple input pins where the data is fed by a Perl-generated vector file. The working principle is discussed in introduction. The time that takes per cycle depends on the maximum clock value of any stage because the global clock should meet the minimum time for all the circuitry. *Note: Individual components are shown in Appendix at the end.*



Register File

Register Files are 8 16-bit registers that are consecutive D flip flops connected in series with mux select lines. Upon loading any registers specified by the address bit, the 16-bit values will directly be inputted into stage registers for ALU.

MUX 6 to 1

In case an immediate data comes directly from the Perl scripting file, immediate 16-bit values are written into the stage registers of ALU throughput the 6-to-1 MUX designed in the schematic above.

Stage Register

There are 3 stage registers with size as 56 bits. The purpose of having the stage registers is to store the input values from an instruction (32-bits) and the address bit values (3-bits) that indicate where the processed output should be written. Additional 20 bits are added in order to specify the kind of instruction, the control signals of mux, and SRAM signals.

ALU

The designed ALU supports instructions such as bitwise AND, OR, XOR, ADD and MUL with values from RF or/and immediate data through Perl code.

The three basic instructions AND, OR, and XOR are combined into one block. Later, this logic is clock-gated to save power and made dynamic to make the circuit faster. 32-bit Carry Ripple Adder has been used for the adder. 2's Compliment 8-bit Multiplier has been designed for multiplication. All arithmetic/logic results are inserted into ALU MUX, which only outputs the desired instruction results based on instruction type.

SRAM

Detailed descriptions of SRAM were discussed in Lab2.

C. Perl Scripting

Perl code for Data dependency

If the current instruction has the write register which matches the read register of the subsequent instruction or the instruction alternate to the current instruction, there would be a data dependency existing in the pipeline. The data dependency can be removed by inserting NOPs.

Algorithm used

- For dependency between current and subsequent instruction:
 Insert 2 NOPs.
- For dependency between current and alternate instruction:
 Insert 1 NOP.

The process of inserting NOPs to remove data dependency is called **Local Instruction Scheduling.**

Local Instruction Scheduling using Perl Code

The Perl code is used to read the existing/provided cmd.txt and verify all the dependencies. It then generates an updated cmd.txt that will have required (inserted) NOPs with removed dependencies based on the algorithm discussed above.

This updated cmd.txt is further used to generate the vector file which is provided as an input to the hardware stage i.e. Register File.

Perl code to remove dependency

```
Scheduling NOPs.pl
        my $commandFile = "cmd.txt";
  2
        my $updatedcommandFile = "cmdUpdated.txt";
     □unless(open commandFILE, $commandFile) {
  5
        die "Unable to open $commandFile";
  6
  8
      muless(open updatedcommandFile, '>'.$updatedcommandFile) {
        die "Unable to create $updatedcommandFile";
 10
 11
        my @cmdArray; #Initializing an array for the instructions in the cmd.txt
 13
       $row = 0;
 14
 15
     while(my $line = <commandFILE>) {
 16
            \frac{1}{s} = \frac{s}^{s} | s + | s + | g + \frac{1}{g} 
 17
 18
            @value = split(/ /, $line); #Storing the operands of the instruction in an array.
 19
 20
            foreach $column (@value)
 21
 22
                push @{$cmdarray[$row]}, $column; #Pushing elements into the array of commands
 23
 24
            pow = pow + 1;
 25
 26
 27
       #Initializing a set of flags
 28
       my $fns = 0; #Flag for First and Second instruction dependency
       my $fnt = 0; #Flag for First and Third instruction dependency
 29
 30
       my $snt = 0; #Flag for Second and Third instruction dependency
 31
       my $extra = 0;
 32
                                                                                      Declaring flag
 33
        foreach $row (0..@cmdarray-1)
24 日1
                                                                                   variables for three
23
         Stre - 01
        Sint - 0:
36
                                                                                         types of
37
38
                                                                                      dependencies.
33
40
41
         foreach Scolumn (D. - S(Semmarray(Stow))-1)
            if (Foolumn - 0)
52
45
                print updatedcommandFile Schlarrey[Srow][Schlamm]:
                if(Fonderswy[Grow][Goolumn] eq "NOP")
45
                   print updatedcommandFile "\n"/
40
48
               alsa
53
                   print updatedcommandFile " ";
51
23
54
            #Checking for the dependencies in the cmd.txt file
            elsif(#column - 1)
56
57
55
                #Checking for the dependencies between First instruction and Second Instruction -- Start
                if((length($:marray[$:ma][$:ma]) > 1)66(length($:marray[$:ma+1][$:mam]) > 1))
39
60
                   if((Soudarrey[Srow][Scolumn] eq %ondarray[Srow+1][Soolumn+1])))((Soudarrey[Srow][Soolumn] eq %ondarray[Srow+1][Soolumn+2]))
61
62
                      ifns - ir
63
64
                elsif((length(@coderray[@cov][@column]) > 1)66(length(@coderray[@column]) == 1))
```

```
tf[(Comdatray[From)[Coolumn] eq Sendarray[Errow+1][Sculumn+1]])
 400
 71
71
                                elsif(\{langth(ionterruy(iond(ionturn)) = 1\}46(langth(ionterruy(ion+1)(ionturn)) > 1))
 73
74
75
76
76
                                       if((@marray[free][5colume*1] og fembaray[free*1][5colume*1])]((#marray[free*1]5colume*1) og fembaray[free*1][5colume*2]))
 78
79
50
                                 #Checking for the dependencies between First instruction and Second instruction -- End
 35
                                 SChecking for the dependencies between First instruction and Third instruction -- Start
 82
37
                                 if((length(@montray[Grow)[Grainer]) > 1)&&(length(@montray[Grow+2][Grainer]) > 1))
                                       20.
 37
                                             Stut = 17
 88
28
30
                                elsif([length[Sundarray[Stros][Sundarray]] > 1)56(length(Sunarray[Stros+2][Sundarray] - 1))
 91.
92
93
                                       if((Summarray[Sens][(column] eq Summarray(Sens+2][Senimns+1]))
                                             Sinc - 1:
 91
34
                                elsif((length(@miarray(@inv)[@column]) - 1) 64 (length(@columnray(fice+2)[@column]) > 1))
 97
90
                                       if((Combarny[Free][Foolum+1] eq Fooderrey[Free+2][Foolum+1])))((Combarny[Free+2][Foolum+1])))
                                 #Checking for the dependencies between First instruction and Third instruction -- End
                                 #Chacking for the dependencies between Second instruction and Third instruction -- Start
104
                                 if((length(Gondarray[Gond+1][Goddunn)) > 1) && (length(Gondarray[Gross+2][Goddunn)) > 1))
                                        tr({Fundarray[Srow+1][Sexion] ag Sentarray[Srow+2][Sexion+1]))({Sentarray[Srow+1][Sexion] ag Sentarray[Srow+2][Sexion+2]))
100
                                              Femt - 11
                                elsif(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(\{length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(length(i)(l
                                       if((Fondarray[Food+1][Foolumn] eq Fondarray[Food+2][Foolumn+1]))
                                              fant = 1;
119
                                 elsif((length(Foncerrey[Scov)[Scolore]) = 1) & (length(Foncerrey[Scov+2][Scolore]) > 1))
                                                                                                                        [[[[column=1]]]]([[minre|[frrm-][[frminre+1] eq [frminre/[frrm+2]][[minre+2]])
                                       if ([Condernsy[Symv][Stolume1]. ag Somissony[Sen
124
                                              Sand - 10
                                 #Checking for the dependencies between Second instruction and This instruction -- End
                                 foreach lowing temp (1... #(Somingrey(Srcw[]-1)
                                       print updatedcommandFile [conterrey[Fow][Somlern];
                                       print updatedcommandFile " "/
                                 print updatedcommandFile "\n";
                                                                                                                                                                                                     Logic to check the
                                 tf (City - 1 44 Pertra - 0)
                                                                                                                                                                                                     Register IDs of the
                                       print updatedoomandFile "mmFloomFile";
                                                                                                                                                                                                   destination register
                                 10 (Cittor - 0) 48 (Cittor - 1) 48 (Cittor - 0)1
                                                                                                                                                                                                          of the current
                                                                                                                                                                                                        instruction with
                                                                                                                                                                                                    the source register
                                 LE ((CER) - 3) AS (CHO) - 331
                                        of the next
                                              print updatedoummandFile #underrey[@it=#1][@culturnTemy];
print updatedoummandFile * *;
                                                                                                                                                                                                              instruction
                                        from - from + 3)
fears - 1;
                                 161(fina - 8) 46 (fina - 8))
                                       lasti
```

Cmd.txt without Local Instruction Scheduling

```
STOREI OAH #0002
    STOREI OBH #001f
    STOREI 2 10H #0F0F #F0F0
    LOAD $1 OAH
    LOAD $2 OBH
 5
 6
   LOAD $3 10H
    LOAD $4 11H
 8
    MUL $5 $1 $2
 9
    ADD $6 $3 $5
10
    NOP
    STORE 00H $5
    STORE 01H $6
    ORI $5 $3 #AAAA
13
14
    XOR $6 $2 $4
    AND $7 $5 $6
15
    STORE 02H $5
16
17
    STORE 03H $6
18
    STORE 04H $7
    LOAD $0 00H
19
20
    LOAD $0 01H
21
    LOAD $0 02H
    LOAD $0 03H
23 LOAD $0 04H
```

Cmd.txt after Local Instruction Scheduling

```
cmd.pl = cmd.txt = cmdUpdated.txt
   STOREI OAH #0002
   STOREI OBH #001f
3 STOREI 2 10H #0F0F #F0F0
4 LOAD $1 OAH
5 LOAD $2 OBH
6 LOAD $3 10H
7 LOAD $4 11H
8 MUL $5 $1 $2
10 NOP
11 ADD $6 $3 $5
12 NOP
13 STORE 00H $5
14 STORE 01H $6
15 ORI $5 $3 #AAAA
16 XOR $6 $2 $4
17
  NOP
18 NOP
19 AND $7 $5 $6
20 STORE 02H $5
   STORE 03H $6
21
   STORE 04H $7
  LOAD $0 00H
23
   LOAD $0 01H
2.5
  LOAD $0 02H
26 LOAD $0 03H
27 LOAD $0 04H
```

Perl code to generate Vector File

A part of the Perl script is shown here. The file is attached with the report.

```
if(Spass == 0)
                                                                                 #Filling Y and y
                                                                                 if{{index($value[0], "I") != -1)||{$value[0] eq "STORE"}||($value[0] eq "LOAD"))
82
                   # Filling IMs
                                                                 132 🗎
83
                   if(index($value[0], "I") != -1)
                                                                                    print vectorFILE *0 1 1 1 1 1\t*;
84
                                                                 134
                                                                                    print vectorFILE *1 0 0 0 0 0\t*;
85
                       print vectorFILE Stunit;
                       print vectorFILE "\t";
                                                                 136
                                                                                 else
87
                       @dataArray = split //, Svalue[2];
                                                                 137 🗎
88
                      print vectorFILE SdataArray[1];
                                                                 138
                                                                                    if(Svalue[0] eq "MUL")
89
                       print vectorFILE " ";
                                                                 139
                       print vectorFILE SdataArray[2];
905
                                                                                       print vectorFILE "1 0 1 1 1 1\t";
                      print vectorFILE " ";
                                                                 141
                                                                                       print vectorFILE "0 1 0 0 0 0\t";
                       print vectorFILE SdataArray[3];
92
                                                                 142
                       print vectorFILE " "
93
                                                                 143
                                                                                    if(Svalue[0] eq "ADD")
94
                       print vectorFILE SdataArray[4];
                                                                 144 A
                       print vectorFILE "\t":
95
                                                                 145
                                                                                       print vectorFILE "1 1 0 1 1 1\t";
96
                                                                 146
                                                                                       print vectorFILE "0 0 1 0 0 0\t";
97
                  else
                                                                 147
98
                                                                 148
                                                                                    if(Svalue[0] eq "AMD")
99
                       print vectorFILE Stunit;
                                                                 149
                       print vectorFILE "\t0 0 0 0
                                                                                       print vectorFILE "1 1 1 0 1 1/t";
                                                                                       print vectorFILE "0 0 0 1 0 0 t";
                   #Filling AREG
                   if(index($value[1], "$") != -1)
104
                                                                                    if($value[0] eq "08")
                                                                 154
                                                                                       print vectorFILE "1 1 1 0 1\t";
print vectorFILE "0 0 0 0 1 0\t";
106
                       @reg = split //, Svalue[1];
                                                                 156
                       print vectorFILE Sregwrite[Sreg[1]][0];
                       print vectorFILE " ";
                                                                                    if (Svalue[0] eq "XOR")
                       print vectorFILE Sregwrite[Sreg[1]][1];
                       print vectorFILE " ";
                                                                                        print vectorFILE "1 1 1 1 1 0\t*;
                       print vectorFILE Scenarite(Sren(1))1(2):
168
                      #Filling CLK En
                                                                                                                        Logic for the
169
                     print vectorFILE "1\t";
                                                                                                                      mux values for
170
171
                      #Filling MemToReg
                                                                                                                          different
172
                                                                                                                       operations in
173
                      if(($value[0] eq "STORE")||($value[0] eq "LOAD"))
                                                                                       Logic to Fill the
174
                                                                                                                       the vector file
175
                          print vectorFILE "0\t";
                                                                                      Immediate data
176
                                                                                           from the
177
                     else
178
                                                                                       instructions in
                          print vectorFILE "1\t";
179
180
                                                                                       the vector file
181
182
                      #Filling A0-A4
183
184
                      if((index($value[1], "H") != -1)||(index($value[2], "H") != -1))
185
186
                          if(index($value[1], "H") != -1)
                                                                                                          Logic for
187
                                                                                                       extracting the
188
                              @add = split //, $value[1];
189
                                                                                                         address for
190
                          else
191
                                                                                                     STORE and LOAD
                              @add = split //, $value[2];
192
                                                                                                        instructions.
193
194
195
                          print vectorFILE $add[0];
196
                          print vectorFILE " ";
197
                          print vectorFILE getBinary($add[1]);
```

Vector File


	1111 111111 11111							
slope 0.01	M<[11:8]> IM<[7:4]> IM<[3:0]>	AREGO AREG1 AREG2 I	11 12 15 14 15 16 YI	12 10 At 10 Ac	CLE CL	_ DR INCELOUNC	ng and all as and an pie_e.	a dec
vih 1.8								
tunit na								
0.1 0000		0 0 0 1	011111	100000	0 1	0	00000	
SIOREI GAH #0002								
13 0002		0001		100000			01010	
16 0002		0001	0.11111	100000	1 1	U	0 1 0 1 0	
19 0002		0001	0.1.1.1.1.1	100000	0.1	0	0.1.0.1.0	
22 0002		0001		100000	1.1		01010	
25 0 0 0 2		0 0 0 1	011111	100000	0 1	0	0 1 0 1 0	
;STOREI								
13 0 0 1 F	0=0==	0 0 0 1		100000			01011	
16 001F	STORE	0001	0 1 1 1 1 1	180000	1.1	0	0 1 0 1 1	
	Immediate							
28 0 0 1 F	Data in the	0001	0 1 1 1 1 1	100000	1.1	0	0 1 0 1 1	
31 0 0 1 F	SRAM	0 0 0 1		100000	0 1	0	0 1 0 1 1	
		0001	011111	100000	1.1	0	0 1 0 1 1	
34 001F	LOAD Data							
	from the SRAM							
	from the SRAM into the							
;10AD 82 0 0 0 0	from the SRAM	1101	011111	100000	11	0	10001	
;LOAD 82 0 0 0 0 85 0 0 0 0	from the SRAM into the	1101	011111 011111	100000	0 1	0	10001	
;LOAD 82 0 0 0 0 85 0 0 0 0	from the SRAM into the		011111 011111			33		
; LOAD 82 0 0 0 0 85 0 0 0 0	from the SRAM into the	110 1 110 1	011111 011111 011111	100000	0 1	0	10001	
;10AD 82 0000 85 0000 88 0000	from the SRAM into the	1101	011111 011111 011111	100000	0 1 1 1	0	10001	
FLOAD 82	from the SRAM into the	1101 1101 1101	011111 011111 011111 011111 011111	100000	01 11 11 01	0 0 0	10001 10001 10001	
10AD 12 0 0 0 0 15 0 0 0 0 18 0 0 0 0 54 0 0 0 0 10 0 0 0	from the SRAM into the Register	110 1 110 1 110 1 110 1	011111 011111 011111 011111 011111	100000	01 11 11 01	0 0 0	10001 10001 10001 10001	
FIDAD 82 0 0 0 0 85 0 0 0 0 86 0 0 0 0 64 0 0 0 0 67 0 0 0 0	from the SRAM into the Register Arithmetic	110 1 110 1 110 1 110 1	011111 011111 011111 011111 011111	100000	01 11 11 01	0 0 0	10001 10001 10001 10001	
ELOAD E2 0 0 0 0 E5 0 0 0 0 E6 0 0 0 0 E7 0 0 0 0 ENOL WITH NORS	from the SRAM into the Register Arithmetic Operation such as MULTIPLY	110 1 110 1 110 1 110 1 110 1	011111 011111 011111 011111 011111 011111	100000 100000 100000 100000 100000	0 1 1 1 1 1 0 1 1 1	0 0 0 0	10001 10001 10001 10001 10001	
FLOAD 82	from the SRAM into the Register Arithmetic Operation such as MULTIPLY values in two	110 1 110 1 110 1 110 1 110 1	011111 011111 011111 011111 011111 011111	100000 100000 100000 100000 100000	0 1 1 1 0 1 1 1	0 0 0 0 0 0	10001 10001 10001 10001 10001	
ELOAD EZ 0 0 0 0 0 ES 0 0 0 0 ES 0 0 0 0 ENUL WITH MOPS ENUL WITH MOPS	Arithmetic Operation such as MULTIPLY values in two registers and	1101 1101 1101 1101 1101	011111 011111 011111 011111 011111 011111	100000 100000 100000 100000 100000 010000	0 1 1 1 0 1 1 1	0 0 0 0 0	10001 10001 10001 10001 10001	
10AD 12 0 0 0 0 15 0 0 0 0 16 0 0 0 0 17 0 0 0 0 18 0 0 0 0 10 0 0 0 0 10 0 0 0 0 10 0 0 0	Arithmetic Operation such as MULTIPLY values in two registers and write result	110 1 110 1 110 1 110 1 110 1	011111 011111 011111 011111 011111 011111	100000 100000 100000 100000 100000 010000 010000	0 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1	0 0 0 0 0 0	10001 10001 10001 10001 10001	
2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Arithmetic Operation such as MULTIPLY values in two registers and write result into third	110 1 110 1 110 1 110 1 110 1	011111 011111 011111 011111 011111 011111 101111	100000 100000 100000 100000 100000 010000 010000 010000	0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1	0 0 0 0 0 1 1	10001 10001 10001 10001 10001 01001 01001	
; LOAD 82	Arithmetic Operation such as MULTIPLY values in two registers and write result	110 1 110 1 110 1 110 1 110 1 110 1	011111 011111 011111 011111 011111 101111 101111 101111	100000 100000 100000 100000 100000 010000 010000 010000	0 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1	0 0 0 0 0	10001 10001 10001 10001 10001 01001 01001	

D. Functionality of the Design/Waveforms


Waveform verification with vector file

Vector file (as shown in the report previously) generated through the Perl code is used to verify the functionality of the design.


The set of output waveforms are shown with the highlighted oval below and is also shown in detail, data-wise.




Result of LOAD \$0 00H




Result of LOAD \$0 01H




Result of LOAD \$0 02H



Result of LOAD \$0 03H



Result of LOAD \$0 04H



Phase 2 Part 2

A. Layout of the Pipelined Processor

All the layouts of individual components along with their LVS matches are displayed in the Appendix section at the end of this report.


The Layout of the Data-path is still in progress and will be shown at the time of Demo with the LVS match.


For the power optimization and dynamic, please see below.

B. D Flip Flop Optimization


Optimized Design of the D Flip Flop

The D Flip Flop design has been optimized using the full custom design of transistors and without using any gates. A D-Latch is built using transistors and two such latches are connected in master and slave configurations to obtain the D-Flip Flop such that it replaces the need of SET and RESET PINS.






Layout of D Flip Flop




Optimized Delay of D Flip Flop – Calculation

Clock to Q Delay



$t_{Q} = 3.221 \text{ ns} - 3.02 \text{ns} = 200 \text{ ps}$

D to Q Delay



$t_DQ = 2.508 \text{ ns} - 2.024 \text{ns} = 484 \text{ ps}$

Delay Parameter	Before Optimization	After Optimization
Clock to Q Delay	600 ps	200 ps
D to Q Delay	890 ps	484 ps

C. Power Optimization

Power optimization using Clock Gating


A lot of power is saved in the circuit using the concept of Power gating learnt in one of the units of Power Optimization.

The Clock signal is masked with Enable signal by AND operation therefore only if Clock Enable is 1, Clock is applied else if Clock Enable is 0, the Clock is Masked through the circuit.

This is done in following two cases.

1. The D flip flop hold their previous values and the output remains steady and doesn't change at all.


2. There may be a situation where we might not need the output of the data-path. In that case masking the clock will save power both in the flip flops and data-path.



D. Dynamic Logic

Since most of the operations are arithmetic and logical operations therefore we tried to implement Dynamic logic in the ALU stage. Dynamic logic helps to make the design faster by reducing the delay. But it affects the power consumption and makes the circuit even more power hungry.

Implementation of Dynamic Logic in OR circuit




Note: We discontinued using Dynamic logic in the rest of the circuits because it posed a lot of issues in clocking the circuit and also was producing glitches at the output.

APPENDIX


Schematics, Layouts and LVS Matches of Individual components

SRAM

Schematic




Layout




MULTIPLIER


Schematic



Layout




LVS Match




REGISTER FILE


Schematic



Layout





LVS Match



DECODER


Schematic







MULTIPLEXERS


Schematic of 6 TO 1 MUX





Schematic of 8 TO 1 MUX





ALU (Including MUL, ADD, AND, OR, XOR)

Schematic

