

EE577A

FINAL PROJECT REPORT

Design of a General Purpose CPU

Submitted By

Youngseok Lee - 4930239194

Narayana Reddy Lekkala - 9623274062

Chirag Ahuja - 5920609598

Phase 2 Part 1

A. Introduction

The core brain of the computer is the Central Processing unit. In this project, a pipelined microprocessor design has been obtained to process instructions such as arithmetic/logical operations, memory operations such as Store and Load word.

In order to increase the throughput of our design, a 5-stage pipeline has been used such that an output is present at the end of every clock cycle. Below is the diagram of 5-stage pipelined CPU where the Instruction Fetch and Instruction Decode stage has been completed using software script by Perl i.e. A Perl script fetches and decodes the instruction and generates a vector file. The rest of the stages are generated through the Hardware.

The vector file is provided as an input to the Register File stage which is further sent out to the Execution stage or the ALU according to its functionality such as OR, XOR, AND, MULTIPLY and ADD. The memory stage is a 512 bit SRAM facilitating the processing of STORE and LOAD instructions. The Write back stage writes the data back to the Register File.





Figure 1. Block Diagram of a general purpose microprocessor

B. Data path design of the Processor

Description

The Design below is the schematic design of the microprocessor. The first block is register file (RF) with multiple input pins where the data is fed by a Perl-generated vector file. The working principle is discussed in introduction. The time that takes per cycle depends on the maximum clock value of any stage because the global clock should meet the minimum time for all the circuitry. Note: Individual components are shown in Appendix at the end.



Register File

Register Files are 8 16-bit registers that are consecutive D flip flops connected in series with mux select lines. Upon loading any registers specified by the address bit, the 16-bit values will directly be inputted into stage registers for ALU.

MUX 6 to 1

In case an immediate data comes directly from the Perl scripting file, immediate 16-bit values are written into the stage registers of ALU through the 6-to-1 MUX designed in the schematic above.

Stage Register

There are 3 stage registers with size as 56 bits. The purpose of having the stage registers is to store the input values from an instruction (32-bits) and the address bit values (3-bits) that indicate where the processed output should be written. Additional 20 bits are added in order to specify the kind of instruction, the control signals of mux, and SRAM signals.

ALU

The designed ALU supports instructions such as bitwise AND, OR, XOR, ADD and MUL with values from RF or/and immediate data through Perl code.

The three basic instructions AND, OR, and XOR are combined into one block. Later, this logic is clock-gated to save power and made dynamic to make the circuit faster. 32-bit Carry Ripple Adder has been used for the adder. 2's Complement 8-bit Multiplier has been designed for multiplication. All arithmetic/logic results are inserted into ALU MUX, which only outputs the desired instruction results based on instruction type.

SRAM

Detailed descriptions of SRAM were discussed in Lab2.

C. Perl Scripting

Perl code for Data dependency

If the current instruction has the write register which matches the read register of the subsequent instruction or the instruction alternate to the current instruction, there would be a data dependency existing in the pipeline. The data dependency can be removed by inserting NOPs.

Algorithm used

- **For dependency between current and subsequent instruction:
Insert 2 NOPs.**
- **For dependency between current and alternate instruction:
Insert 1 NOP.**

The process of inserting NOPs to remove data dependency is called **Local Instruction Scheduling**.

Local Instruction Scheduling using Perl Code

The Perl code is used to read the existing/provided cmd.txt and verify all the dependencies. It then generates an updated cmd.txt that will have required (inserted) NOPs with removed dependencies based on the algorithm discussed above.

This updated cmd.txt is further used to generate the vector file which is provided as an input to the hardware stage i.e. Register File.

Perl code to remove dependency

```
Scheduling NOPs.pl
1  my $commandFile = "cmd.txt";
2  my $updatedcommandFile = "cmdUpdated.txt";
3
4  unless(open commandFile, $commandFile) {
5      die "Unable to open $commandFile";
6  }
7
8  unless(open updatedcommandFile, '>'.$updatedcommandFile) {
9      die "Unable to create $updatedcommandFile";
10 }
11
12 my @cmdArray; #Initializing an array for the instructions in the cmd.txt
13 $row = 0;
14
15 while(my $line = <commandFile>) {
16
17     $line =~ s/^\s+|\s+$//g; #Truncating white spaces from the beginning or the end of the line.
18     @value = split(/ /, $line); #Storing the operands of the instruction in an array.
19
20     foreach $column (@value)
21     {
22         push @{$cmdarray[$row]}, $column; #Pushing elements into the array of commands
23     }
24     $row = $row + 1;
25 }
26
27 #Initializing a set of flags
28 my $fns = 0; #Flag for First and Second instruction dependency
29 my $fnt = 0; #Flag for First and Third instruction dependency
30 my $snt = 0; #Flag for Second and Third instruction dependency
31 my $extra = 0;
32
33 foreach $row (0..@cmdarray-1)
34 {
35     $fns = 0;
36     $fnt = 0;
37     $snt = 0;
38
39     foreach $column (0..@{$cmdarray[$row]}-1)
40     {
41         if ($column == 0)
42         {
43             print updatedcommandFile $cmdarray[$row][$column];
44             if($cmdarray[$row][$column] eq "NOP")
45             {
46                 print updatedcommandFile "\n";
47             }
48             else
49             {
50                 print updatedcommandFile " ";
51             }
52         }
53
54         #Checking for the dependencies in the cmd.txt file
55         elsif($column == 1)
56         {
57             #Checking for the dependencies between First instruction and Second instruction -- Start
58             if((length($cmdarray[$row][$column]) > 1)&&(length($cmdarray[$row+1][$column]) > 1))
59             {
60                 if(($cmdarray[$row][$column] eq $cmdarray[$row+1][$column+1])&&($cmdarray[$row][$column] eq $cmdarray[$row+1][$column+2]))
61                 {
62                     $fns = 1;
63                 }
64             }
65             elsif((length($cmdarray[$row][$column]) > 1)&&(length($cmdarray[$row+1][$column]) == 1))
66             {
67                 $fnt = 1;
68             }
69             elsif((length($cmdarray[$row][$column]) == 1)&&(length($cmdarray[$row+1][$column]) > 1))
70             {
71                 $snt = 1;
72             }
73             else
74             {
75                 $extra = 1;
76             }
77         }
78     }
79 }
80
81 #Printing the flags
82 print updatedcommandFile "\n";
83 print updatedcommandFile "fns: $fns\n";
84 print updatedcommandFile "fnt: $fnt\n";
85 print updatedcommandFile "snt: $snt\n";
86 print updatedcommandFile "extra: $extra\n";
87 }
```

Declaring flag variables for three types of dependencies.

```

67         if (($cmdarray[$row][$column] eq $cmdarray[$row+1][$column+1]))
68         {
69             $fnc = 1;
70         }
71     }
72     elseif ((length($cmdarray[$row][$column]) == 1) && (length($cmdarray[$row+1][$column]) > 1))
73     {
74         if (($cmdarray[$row][$column+1] eq $cmdarray[$row+1][$column+1]) || ($cmdarray[$row][$column+1] eq $cmdarray[$row+1][$column+2]))
75         {
76             $fnc = 1;
77         }
78     }
79     #Checking for the dependencies between First instruction and Second instruction -- End
80
81     #Checking for the dependencies between First instruction and Third instruction -- Start
82     if ((length($cmdarray[$row][$column]) > 1) && (length($cmdarray[$row+2][$column]) > 1))
83     {
84         if (($cmdarray[$row][$column] eq $cmdarray[$row+2][$column+1]) || ($cmdarray[$row][$column] eq $cmdarray[$row+2][$column+2]))
85         {
86             $fnc = 1;
87         }
88     }
89     elseif ((length($cmdarray[$row][$column]) > 1) && (length($cmdarray[$row+2][$column]) == 1))
90     {
91         if (($cmdarray[$row][$column] eq $cmdarray[$row+2][$column+1]))
92         {
93             $fnc = 1;
94         }
95     }
96     elseif ((length($cmdarray[$row][$column]) == 1) && (length($cmdarray[$row+2][$column]) > 1))
97     {
98         if (($cmdarray[$row][$column+1] eq $cmdarray[$row+2][$column+1]) || ($cmdarray[$row][$column+1] eq $cmdarray[$row+2][$column+2]))
99         {
100             $fnc = 1;
101         }
102     }
103     #Checking for the dependencies between First instruction and Third instruction -- End
104
105     #Checking for the dependencies between Second instruction and Third instruction -- Start
106     if ((length($cmdarray[$row+1][$column]) > 1) && (length($cmdarray[$row+2][$column]) > 1))
107     {
108         if (($cmdarray[$row+1][$column] eq $cmdarray[$row+2][$column+1]) || ($cmdarray[$row+1][$column] eq $cmdarray[$row+2][$column+2]))
109         {
110             $fnc = 1;
111         }
112     }
113     elseif ((length($cmdarray[$row+1][$column]) > 1) && (length($cmdarray[$row+2][$column]) == 1))
114     {
115         if (($cmdarray[$row+1][$column] eq $cmdarray[$row+2][$column+1]))
116         {
117             $fnc = 1;
118         }
119     }
120     elseif ((length($cmdarray[$row+1][$column]) == 1) && (length($cmdarray[$row+2][$column]) > 1))
121     {
122         if (($cmdarray[$row+1][$column+1] eq $cmdarray[$row+2][$column+1]) || ($cmdarray[$row+1][$column+1] eq $cmdarray[$row+2][$column+2]))
123         {
124             $fnc = 1;
125         }
126     }
127     #Checking for the dependencies between Second instruction and Third instruction -- End
128
129     foreach $columnTemp {1..$($cmdarray[$row]-1)}
130     {
131         print updatedcommandFile $cmdarray[$row][$columnTemp];
132         print updatedcommandFile " ";
133     }
134
135     print updatedcommandFile "\n";
136
137     if ($fnc == 1 && $fsrc == 0)
138     {
139         print updatedcommandFile "nop\n";
140         last;
141     }
142
143     if ($fsrc == 0) && ($fnc == 1) && ($fsrc == 0)
144     {
145         print updatedcommandFile "nop\n";
146         last;
147     }
148
149     if ($fnc == 1 && ($fsrc == 1))
150     {
151         foreach $columnTemp {0..$($cmdarray[$row+1]-1)}
152         {
153             print updatedcommandFile $cmdarray[$row+1][$columnTemp];
154             print updatedcommandFile " ";
155         }
156         print updatedcommandFile "\n";
157         print updatedcommandFile "nop\n";
158         $fsrc = $fsrc + 1;
159         $fnc = 1;
160         last;
161     }
162
163     if (($fsrc == 0) && ($fnc == 0))
164     {
165         last;
166     }


```

Logic to check the Register IDs of the destination register of the current instruction with the source register of the next instruction

Cmd.txt without Local Instruction Scheduling

```
1  STOREI 0AH #0002
2  STOREI 0BH #001f
3  STOREI 2 10H #0F0F #FOFO
4  LOAD $1 0AH
5  LOAD $2 0BH
6  LOAD $3 10H
7  LOAD $4 11H
8  MUL $5 $1 $2
9  ADD $6 $3 $5
10 NOP
11 STORE 00H $5
12 STORE 01H $6
13 ORI $5 $3 #AAAA
14 XOR $6 $2 $4
15 AND $7 $5 $6
16 STORE 02H $5
17 STORE 03H $6
18 STORE 04H $7
19 LOAD $0 00H
20 LOAD $0 01H
21 LOAD $0 02H
22 LOAD $0 03H
23 LOAD $0 04H
```

Cmd.txt after Local Instruction Scheduling



```
cmd.pl | cmd.txt | cmdUpdated.txt
1  STOREI 0AH #0002
2  STOREI 0BH #001f
3  STOREI 2 10H #0F0F #FOFO
4  LOAD $1 0AH
5  LOAD $2 0BH
6  LOAD $3 10H
7  LOAD $4 11H
8  MUL $5 $1 $2
9  NOP
10 NOP
11 ADD $6 $3 $5
12 NOP
13 STORE 00H $5
14 STORE 01H $6
15 ORI $5 $3 #AAAA
16 XOR $6 $2 $4
17 NOP
18 NOP
19 AND $7 $5 $6
20 STORE 02H $5
21 STORE 03H $6
22 STORE 04H $7
23 LOAD $0 00H
24 LOAD $0 01H
25 LOAD $0 02H
26 LOAD $0 03H
27 LOAD $0 04H
```


Perl code to generate Vector File

A part of the Perl script is shown here. The file is attached with the report.

```
80 if($pass == 0)
81 {
82     # Filling IMs
83     if(index($value[0], "I") != -1)
84     {
85         print vectorFILE $unit;
86         print vectorFILE "\t";
87         @dataArray = split //, $value[2];
88         print vectorFILE $dataArray[1];
89         print vectorFILE " ";
90         print vectorFILE $dataArray[2];
91         print vectorFILE " ";
92         print vectorFILE $dataArray[3];
93         print vectorFILE " ";
94         print vectorFILE $dataArray[4];
95         print vectorFILE "\t";
96     }
97     else
98     {
99         print vectorFILE $unit;
100         print vectorFILE "\t0 0 0 0\t";
101     }
102 }
103 #Filling AREG
104 if(index($value[1], "S") != -1)
105 {
106     @reg = split //, $value[1];
107     print vectorFILE $regwrite[$reg[1]][0];
108     print vectorFILE " ";
109     print vectorFILE $regwrite[$reg[1]][1];
110     print vectorFILE " ";
111     print vectorFILE $regwrite[$reg[1]][2];
112 }
113
114 #Filling Y and y
115 if((index($value[0], "I") != -1) || ($value[0] eq "STORE") || ($value[0] eq "LOAD"))
116 {
117     print vectorFILE "0 1 1 1 1\t";
118     print vectorFILE "1 0 0 0 0\t";
119 }
120 else
121 {
122     if($value[0] eq "MUL")
123     {
124         print vectorFILE "1 0 1 1 1\t";
125         print vectorFILE "0 1 0 0 0\t";
126     }
127     if($value[0] eq "ADD")
128     {
129         print vectorFILE "1 1 0 1 1\t";
130         print vectorFILE "0 0 1 0 0\t";
131     }
132     if($value[0] eq "AND")
133     {
134         print vectorFILE "1 1 1 0 1\t";
135         print vectorFILE "0 0 0 1 0\t";
136     }
137     if($value[0] eq "OR")
138     {
139         print vectorFILE "1 1 1 1 0\t";
140         print vectorFILE "0 0 0 0 1\t";
141     }
142     if($value[0] eq "XOR")
143     {
144         print vectorFILE "1 1 1 1 0\t";
145         print vectorFILE "0 0 0 0 1\t";
146     }
147 }
148
149 #Filling CLK_En
150 print vectorFILE "1\t";
151
152 #Filling MemToReg
153 if(($value[0] eq "STORE") || ($value[0] eq "LOAD"))
154 {
155     print vectorFILE "0\t";
156 }
157 else
158 {
159     print vectorFILE "1\t";
160 }
161
162 #Filling A0-A4
163 if((index($value[1], "H") != -1) || (index($value[2], "H") != -1))
164 {
165     if(index($value[1], "H") != -1)
166     {
167         @add = split //, $value[1];
168     }
169     else
170     {
171         @add = split //, $value[2];
172     }
173     print vectorFILE $add[0];
174     print vectorFILE " ";
175     print vectorFILE getBinary($add[1]);
176 }
177
178 #Filling A0-A4
179 if((index($value[1], "H") != -1) || (index($value[2], "H") != -1))
180 {
181     if(index($value[1], "H") != -1)
182     {
183         @add = split //, $value[1];
184     }
185     else
186     {
187         @add = split //, $value[2];
188     }
189     print vectorFILE $add[0];
190     print vectorFILE " ";
191     print vectorFILE getBinary($add[1]);
192 }
```

Logic for the mux values for different operations in the vector file

Logic to Fill the Immediate data from the instructions in the vector file

Logic for extracting the address for STORE and LOAD instructions.

Vector File

FINALPROJECT577A(0).vec

1	radix	4 4 4 4	1 1 1 1	1 1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 1	1 1 1 1 1 1	1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1												
2	io	1 1 1 1	1 1 1 1	1 1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 1	1 1 1 1 1 1	1 1 1 1	1 1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 1 1 1 1 1											
3	vname	IM<[15:12]> IM<[11:8]> IM<[7:4]> IM<[3:0]>				AREG0	AREG1	AREG2	I	Y1	Y2	Y3	Y4	Y5	Y6	y1	y2	y3	y4	y5	y6	CLK	CLK_EN	MemtoReg	A0	A1	A2	A3	A4	pre_en	dec_en
4	slope	0.01																													
5	vih	1.8																													
6	tunit	ns																													
7																															
8	0.1	0 0 0 0				0 0 0 1				0 1 1 1 1 1	1 0 0 0 0 0	0 1	0			0 0 0 0 0															1
9	:STOREI	OAR #0002																													
10																															
11	13	0 0 0 2				0 0 0 1				0 1 1 1 1 1	1 0 0 0 0 0	0 1	0			0 1 0 1 0															1
12	16	0 0 0 2				0 0 0 1				0 1 1 1 1 1	1 0 0 0 0 0	1 1	0			0 1 0 1 0															1
13																															
14																															
15	19	0 0 0 2				0 0 0 1				0 1 1 1 1 1	1 0 0 0 0 0	0 1	0			0 1 0 1 0															
16	22	0 0 0 2				0 0 0 1				0 1 1 1 1 1	1 0 0 0 0 0	1 1	0			0 1 0 1 0															
17	25	0 0 0 2				0 0 0 1				0 1 1 1 1 1	1 0 0 0 0 0	0 1	0			0 1 0 1 0															
18																															
19	:STOREI																														
20																															
21																															
22	13	0 0 1 F				0 0 0 1				0 1 1 1 1 1	1 0 0 0 0 0	0 1	0			0 1 0 1 1															1
23	16	0 0 1 F				0 0 0 1				0 1 1 1 1 1	1 0 0 0 0 0	1 1	0			0 1 0 1 1															1
24																															
25																															
26																															
27	28	0 0 1 F				0 0 0 1				0 1 1 1 1 1	1 0 0 0 0 0	1 1	0			0 1 0 1 1															0
28	31	0 0 1 F				0 0 0 1				0 1 1 1 1 1	1 0 0 0 0 0	0 1	0			0 1 0 1 1															1
29	34	0 0 1 F				0 0 0 1				0 1 1 1 1 1	1 0 0 0 0 0	1 1	0			0 1 0 1 1															1
30																															

STORE
Immediate
Data in the
SRAM

STORE
Immediate
Data in the
SRAM

112	:LOAD																		
113																			
114	82	0 0 0 0				1 1 0 1				0 1 1 1 1 1	1 0 0 0 0 0	1 1	0			1 0 0 0 1		0	
115	85	0 0 0 0				1 1 0 1				0 1 1 1 1 1	1 0 0 0 0 0	0 1	0			1 0 0 0 1		1	
116	88	0 0 0 0				1 1 0 1				0 1 1 1 1 1	1 0 0 0 0 0	1 1	0			1 0 0 0 1		1	
117																			
118	64	0 0 0 0				1 1 0 1				0 1 1 1 1 1	1 0 0 0 0 0	1 1	0			1 0 0 0 1		1	
119	67	0 0 0 0				1 1 0 1				0 1 1 1 1 1	1 0 0 0 0 0	0 1	0			1 0 0 0 1		1	
120	70	0 0 0 0				1 1 0 1				0 1 1 1 1 1	1 0 0 0 0 0	1 1	0			1 0 0 0 1		1	
121																			
122	:MUL WITH WOPS																		
123																			
124	97	0 0 0 0				0 0 0 0				1 0 1 1 1 1	0 1 0 0 0 0	0 1	1			0 1 0 0 1		1 0	
125	100	0 0 0 0				0 0 0 0				1 0 1 1 1 1	0 1 0 0 0 0	1 1	1			0 1 0 0 1		1 0	
126	103	0 0 0 0				0 0 0 0				1 0 1 1 1 1	0 1 0 0 0 0	0 1	1			0 1 0 0 1		1 0	
127	107	0 0 0 0				0 0 0 0				1 0 1 1 1 1	0 1 0 0 0 0	1 1	1			0 1 0 0 1		1 0	
128	110	0 0 0 0				0 0 0 0				1 0 1 1 1 1	0 1 0 0 0 0	0 1	1			0 1 0 0 1		1 0	
129	113	0 0 0 0				0 0 0 0				1 0 1 1 1 1	0 1 0 0 0 0	1 1	1			0 1 0 0 1		1 0	
130	116	0 0 0 0				0 0 0 0				1 0 1 1 1 1	0 1 0 0 0 0	0 1	1			0 1 0 0 1		1 0	
131																			
132																			

from the output into the Register

Arithmetic Operation such as **MULTIPLY** values in two registers and write result into third Register

LOAD Data
from the SRAM
into the
Register


Arithmetic
Operation such
as **MULTIPLY**
values in two
registers and
write result
into third
Register

D. Functionality of the Design/Waveforms


Waveform verification with vector file

Vector file (as shown in the report previously) generated through the Perl code is used to verify the functionality of the design.


The set of output waveforms are shown with the highlighted oval below and is also shown in detail, data-wise.




Result of LOAD \$0 00H




Result of LOAD \$0 01H




Result of LOAD \$0 02H



Result of LOAD \$0 03H



Result of LOAD \$0 04H



Phase 2 Part 2

A. Layout of the Pipelined Processor

All the layouts of individual components along with their LVS matches are displayed in the Appendix section at the end of this report.


The Layout of the Data-path is still in progress and will be shown at the time of Demo with the LVS match.


For the power optimization and dynamic, please see below.

B. D Flip Flop Optimization

Optimized Design of the D Flip Flop


The D Flip Flop design has been optimized using the full custom design of transistors and without using any gates. A D-Latch is built using transistors and two such latches are connected in master and slave configurations to obtain the D-Flip Flop such that it replaces the need of SET and RESET PINS.





$$t_{CQ} = 3.221 \text{ ns} - 3.02 \text{ ns} = 200 \text{ ps}$$

D to Q Delay



$$t_{DQ} = 2.508 \text{ ns} - 2.024 \text{ ns} = 484 \text{ ps}$$

Delay Parameter	Before Optimization	After Optimization
Clock to Q Delay	600 ps	200 ps
D to Q Delay	890 ps	484 ps

C. Power Optimization

Power optimization using Clock Gating


A lot of power is saved in the circuit using the concept of Power gating learnt in one of the units of Power Optimization.

The Clock signal is masked with Enable signal by AND operation therefore only if Clock Enable is 1, Clock is applied else if Clock Enable is 0, the Clock is Masked through the circuit.

This is done in following two cases.

1. The D flip flop hold their previous values and the output remains steady and doesn't change at all.


2. There may be a situation where we might not need the output of the data-path. In that case masking the clock will save power both in the flip flops and data-path.



D. Dynamic Logic

Since most of the operations are arithmetic and logical operations therefore we tried to implement Dynamic logic in the ALU stage. Dynamic logic helps to make the design faster by reducing the delay. But it affects the power consumption and makes the circuit even more power hungry.

Implementation of Dynamic Logic in OR circuit




Note: We discontinued using Dynamic logic in the rest of the circuits because it posed a lot of issues in clocking the circuit and also was producing glitches at the output.

APPENDIX


Schematics, Layouts and LVS Matches of Individual components

SRAM

Schematic




Layout




MULTIPLIER


Schematic



Layout




LVS Match




REGISTER FILE


Schematic



Layout




LVS Match




DECODER

Schematic




Layout




MULTIPLEXERS


Schematic of 6 TO 1 MUX




Layout



Schematic of 8 TO 1 MUX




Layout



ALU (Including MUL, ADD, AND, OR, XOR)

Schematic



Layout

