
#### **Lime Microsystems Limited**

Surrey Technology Centre Occam Road The Surrey Research Park Guildford, Surrey GU2 7YG United Kingdom





# LimeSDR-Mini

- FPGA Gateware Description-

Version: 1.0 Last modified: 12/07/2018

## **REVISION HISTORY**

The following table shows the revision history of this document:

Date	Version	Description of Revisions
25/06/2018	1.0	Initial version

# **Table of Contents**

R	REVISION HISTORY	2
1	INTRODUCTION	4
2	FPGA GATEWARE FEATURES	5
3	GATEWARE DESCRIPTION	6
3.1	Main block diagram	6
3.2	Clock network	
3 3 3	Softcore processor – nios_cpu	10 14 16
3.4	FT601 FIFO interface – FT601_top	20
3	LMS7002 Receive and transmit interface – rxtx_top	24
3.6	General periphery – general_periph_top	27
3.7	PLL module – pll_top	29
3.8	Board test module – tst_top	31
4	EXAMPLES	33
4.1	Accessing FPGA registers	33
4.2	Accessing LMS7002M registers	34
4.3	Periphery control	34
	Configuring FPGA PLL module	35
4.5	Controlling TX and RX data stream	37

#### 1 Introduction

This document contains functional description of FPGA gateware project suited for LimeSDR-Mini board.

**FPGA project** - LimeSDR-Mini\_lms7\_trx project can be downloaded from GitHub repository https://github.com/myriadrf/LimeSDR-Mini\_GW.

**Required hardware** – LimeSDR-Mini v1.2 board.

**Development software** – project is created with Altera Quartus prime, Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition with MAX 10 device support. Mentioned software edition is free and can be downloaded from (<a href="https://www.altera.com">https://www.altera.com</a>). Although other Altera Quartus prime software versions supporting MAX 10 family might work as well but it is recommended to use same version as project was created.

## 2 FPGA gateware features

Gateware contains following features:

- Interface to LMS7002 LimeLight<sup>TM</sup> digital IQ interface in TRXIQ double data rate mode;
- Real time data transfer between PC and LMS7002 chip;
- Connection to FT601 FIFO interface for transferring data through USB3.0;
- TX samples synchronization with RX samples time stamp;
- SPI connection between LMS7002 chip and other on-board devices;
- Reconfigurable PLL block for LMS7002 clocking;
- Internal SPI registers for FPGA control.



## 3 Gateware description

This chapter describes main modules of LimeSDR-Mini\_lms7\_trx project.

#### 3.1 Main block diagram

MAX 10 FPGA provides FIFO interface with FT601 USB3.0 controller. There are two endpoints (EP02 and EP82) implemented for control data and two endpoints for stream data (EP03 and EP83). Control endpoints are connected to NIOS II softcore processor which provides SPI and I2C communication interfaces for LMS7002M chip, XO DAC, EEPROM, FLASH. NIOS also provides access to internal SPI configuration registers. Stream endpoints are dedicated for receiving and sending IQ data from/to LMS7002M. **Figure 1** contains top block diagram with main modules. Description of main FPGA instances can be found in **Table 1**.




Figure 1 Top block diagram

Table 1 Description of main instances

Instance	Description
nios_cpu	NIOS II softcore processor with memory registers. Provides periphery
	control. See 3.3 Softcore processor – nios_cpu.
FT601_top	Provides data transfer between external FT601 USB 3.0 peripheral
	controller and FPGA. See <b>3.4 FT601 FIFO interface – FT601_top.</b>
rxtx_top	Receive and transmit logic between FPGA and external LMS7002
	transceiver. See 3.5 LMS7002 Receive and transmit interface –
	rxtx_top.
general_periph_top	Control module for onboard periphery such as LEDs, GPIO, FAN. See 3.6
	General periphery – general_periph_top.
pll_top	Module provides required clocks for rxtx_top module. See 3.7 PLL
	module - pll_top
tst_top	Board test logic to external clocks. See 3.8 Board test module –
	tst_top.

## 3.2 Clock network

Figure 2 shows dataflow between main modules and clocking scheme. More details can be found in Table 2.




Figure 2 Gateware clock network

**Table 2 Clock network description** 

	Frequency,	
Clock name	MHz	Description
LMS_MCLK1	Configurable	Not used
LMS_MCLK2	Configurable	Sample clock from LMS7002M IC. Used as a reference clock for PLL.
LMS_FCLK1	Configurable	Sample clock, LMS7002M IC latches LMS_DIQ1 bus signals using this clock.
LMS_FCLK2	Configurable	Not used
pll_c0	Configurable	Connected to LMS_FCLK1.
pll_c1	Configurable	FPGA launches LMS_DIQ1 bus signals using this clock. Used for clocking FPGA TX modules.
pll_c2	Configurable	Connected to LMS_FCLK2.
pll_c3	Configurable	FPGA latches LMS_DIQ2 bus signals using this clock.
		Used for clocking FPGA RX modules.
LMK_CLK	30.72	Reference clock from LMK00105 clock buffer.
FT_CLK	100	FT601 FIFO interface clock.

## 3.3 Softcore processor – nios\_cpu

**Figure 3** shows block diagram of nios\_cpu module. This module contains softcore ALTERA NIOS II CPU and user accessible configuration registers for other modules. More detailed description can be found in **Table 3**. Module generic parameters are explained in **Table 4** and ports are described in **Table 5**.




Figure 3 nios\_cpu block diagram

Table 3 Description of nios\_cpu instances

Instance	Description
lms_ctr	NIOS II softcore processor instance. Processor constantly monitors input FIFO buffer connected to <i>exfifo_if</i> ports and reads one packet containing 64 bytes. See <b>LMS64C control protocol</b> document for protocol description and command list. NIOS CPU executes received command and writes 64 bytes response packet to FIFO buffer connected to <i>exfifo_of</i> ports.
cfg_top	Wrapper module for SPI configuration registers.
fpgacfg	General configuration 32x16b addressable registers. Address range 0x0000 - 0x001F. See <b>Table 6</b> for register description.
pllcfg	PLL configuration registers. Address range 0x0020 - 0x003F. See <b>Table 7</b> for register description.

Instance	Description	
tstcfg	Test module configuration registers. Address range 0x0060 - 0x007F.	
	see Table 8 for register description.	
periphcfg	Peripheral configuration registers. Address range 0x0020 - 0x003F. See	
	Table 9 for register description.	

Table 4 nios\_cpu module parameters

Parameter	Туре	Default	Description			
	Start address of SPI registers					
FPGACFG_START_ADDR	integer	0				
PLLCFG_START_ADDR	integer	32	Start address of SPI register modules. Has to be			
TSTCFG_START_ADDR	integer	64	multiple of 32			
PERIPHCFG_START_ADDR	integer	192				

Table 5 nios\_cpu module ports

Port Port	Туре	Width	Description		
clk	in	1	Free running clock. 30.72MHz		
reset_n	in	1	Asynchronous, active low reset		
		Contro	ol data FIFO		
exfifo_if_d	in	32	External control input FIFO data		
exfifo_if_rd	out	1	External control input FIFO read request		
exfifo_if_rdempty	in	1	External control input FIFO read empty		
exfifo_of_d	out	32	External control output FIFO data		
exfifo_of_wr	out	1	External control output FIFO write request		
exfifo_of_wrfull	in	1	External control output FIFO write full		
exfifo of rst	out	1	External control output FIFO reset request, active high		
			SPI 0		
spi_0_MISO	in	1	SPI 0 master input		
spi_0_MOSI	out	1	SPI 0 master output		
spi_0_SCLK	out	1	SPI 0 clock		
spi 0 SS n	out	5	SPI 0 slave select. spi_0_SS_n[0] - connected to LMS7002, spi_0_SS_n[1] - to internal SPI modules, spi_0_SS_n[0] - connected to XO DAC		
			SPI 1		
spi_1_MOSI	out	1	SPI 1 master output		
spi_1_SCLK	out	1	SPI 1 clock		
spi_1_SS_n	out	2	SPI 1 slave select. Connected to SPI FLASH		
I2C					
i2c_scl	inout	1	I2C bus clock, connected to temperature sensor and EEPROM memory.		
i2c_sda	inout	1	I2C bus data, connected to temperature sensor and EEPROM memory.		
General purpose I/O					
gpi	in	8	Not used		

Port	Туре	Width	Description
gpo	out	8	gpo[0] - indicates NIOS activity. 0 - Idle, 1 - Busy. gpo[7-1] - not used
		LMS7	002 control
lms ctr gpio	out	4	lms_ctr_gpio[0] - LMS7002 reset. lms_ctr_gpio[3-1] - not used
		Configur	ation registers
from_fpgacfg	out	512	
to_fpgacfg	in	512	
from_pllcfg	out	512	
to_pllcfg	in	512	
from_tstcfg	out	512	Input/output ports from/to SPI configuration registers
to_tstcfg	in	512	registers
to_tstcfg_from_rxtx	in	512	
to_periphcfg	in	512	
from periphcfg	out	512	

## 3.3.1 Registers of fpgacfg module

Table 6 Register description of fpgacfg module

Address	Def. value	Bits	Name	Description			
0.0000				Board identification number			
0x0000		15-0	Board ID	LimeSDR-Mini ( <b>Default 0x0011</b> )			
0x0001		Gateware version control					
0x0001		15-0	GW_VER	Gatewate version number			
0x0002		Gateware revision control					
070002		15-0	GW_REV	Gateware revision number			
				Board version control			
0x0003		15-7	Reserved				
0.00003		6-4	BOM_VER	Bill of material version			
		3-0	HW_VER	Hardware version.			
0x0004	0000	15-0	Reserved				
				rce selection for TX and RX interfaces			
		15-2	Reserved				
				RX clk:			
0x0005	0000	1		0 - PLL source ( <b>Default</b> )			
0.00005	0000		DRCT_CLK_EN	1 - Direct clock source			
			BRCT_CER_EI(	TX clk:			
		0		0 - PLL source ( <b>Default</b> )			
				1 - Direct clock source			
0x0006	0000	15-0	Reserved				
				X TX MIMO Channel control			
		15-10	Reserved				
				TX ch. 1:			
		9		0 - Disabled			
0x0007	0303		CH_EN	1 - Enabled ( <b>Default</b> )			
				TX ch. 0:			
		8		0 - Disabled			
				1 - Enabled ( <b>Default</b> )			
		7-2	Reserved				
	1	1	CH_EN	RX ch. 1:			

Address	Def. value	Bits	Name	Description
				0 - Disabled
				1 - Enabled ( <b>Default</b> )
				RX ch. 0:
		0		0 - Disabled
				1 - Enabled ( <b>Default</b> )
				DIQ interface control
		15-11 10	Reserved	Not used
		10	DLB_EN	Packets synchronization using timestamps:
		9	SYNCH_DIS	0 - Enabled
			STREIL_DIS	1 - Disabled ( <b>Default</b> )
				MIMO mode:
		8	MIMO_INT_EN	0 - Disabled
				1 - Enabled ( <b>Default</b> )
				TRXIQ_pulse mode:
		7	TRIQ_PULSE	0 - OFF ( <b>Default</b> )
0x0008	0102			1 - ON
				DIQ interface mode:
		6	DDR_EN	0 - SDR
				1 - DDR ( <b>Default</b> )
		_		Limelight port mode:
		5	MODE	0 - TRXIQ (Default)
		4.0	D. I	1 - JESD207 (Currently not implemented)
		4-2	Reserved	Interface sample width selection:
				"10" - 12bit ( <b>Default</b> )
		1-0	SMPL_WIDTH	"01" - Do not use
				"00" - 16bit
				Packet control
		15-2	Reserved	
	0003			TX packets dropping flag clear:
0x0009		1	TXPCT_LOSS_CLR	0 - Normal operation ( <b>Default</b> )
0.0000				1 - Rising edge clears flag
			3	Reset timestamp:
		0	SMPL_NR_CLR	0 - Normal operation ( <b>Default</b> ) 1 - Timestamp is cleared
			DY	X and TX module control
		15-10	Reserved	and 12 module control
				Test pattern on TX:
		9	TX_PTRN_EN	0 - Disabled ( <b>Default</b> )
				1 - Enabled
	0000			Test pattern on RX:
		8	RX_PTRN_EN	0 - Disabled ( <b>Default</b> )
0x000A				1 - Enabled
		7-2	Reserved	TV .b.:
			TY EN	TX chain: 0 - Disabled ( <b>Default</b> )
		1	TX_EN	` ′
				1 - Enabled RX chain:
		0	RX_EN	0 - Disabled ( <b>Default</b> )
			,	1 - Enabled
0x000B	0000	15-0	Reserved	
				WFM player control 1
		15-2	Reserved	
				WFM ch.1:
0x000C	0003	1		0 - Disabled
1	3005	0 WF	WFM_CH_EN	1 - Enabled ( <b>Default</b> )
				WFM ch.0:
				0 - Disabled
UvUUUD	0001		<u> </u>	1 - Enabled (Default) WFM player control 2
0x000D	0001			vv rivi piayer control 2

15.3   Reserved	Address	Def. value	Bits	Name	Description
2			15-3	Reserved	
					WFM player file load:
1			2	WFM_LOAD	0 to 1 transition starts WFM file loading
1				_	0 - WFM file loading disabled ( <b>Default</b> )
1   WFM_PLAY   0 - Disabled   1 - Enabled (Default)					
0			1	WFM PLAY	
0   Reserved   WFM player control 3			_		
15-2   Reserved   WFM player control 3			0	Reserved	1 Emoled (Derman)
December   December				,	WFM player control 3
1000   1000   15-0   Reserved   15-0   Reserve			15-2	Reserved	
1000   1000   15-0   Reserved   15-0   Reserve	0.000	0000			WFM player sample width control:
1-0	0x000E	0002			
0x0015			1-0	WFM_SMPL_WIDTH	
DOUDLE   D					
DOMOID   DOMO	0x000F	0000	15-0	Reserved	
0x0012   FFFF					
15-8   Reserved   7   SPI SS7   6   SPI SS6   5   SPI SS6   5   SPI SS5   6   SPI SS6   6   SPI SS6   6   SPI SS6   6   SPI SS5   6   SPI SS6   6   SPI SS5   7   SPI SS1   7   SPI SS0   SPI SS2   7   SPI SS0   SPI SS2   7   SPI SS0   SPI SS					
DX0012   FFFF					Controlled SPI enable
FFFF   6			15-8		
Ox0012   FFFF					
SPI_SSS   A					
Not used   SPL SS4   SPL SS3   2   SPL SS2   1   SPL SS1   0   SPL SS0			5		
SPI_SS3   2   SPI_SS1	0x0012	FFFF			Not used
SPI_SS1			3		
SPI_SS0					
SPLSS0					
15   Reserved   14   LMS2 RXEN   13   LMS2 TXRX2   11   LMS2 TXNRX1   10   LMS2 CORE LDO EN   9   LMS2 RESET   8   LMS2 SS   7   Reserved   RX hard enable:   0 - Disabled   1 - Enabled (Default)   1 - Enabled (Default)   1 - Enabled (Default)   1 - RXIQ (Defa					
15			-		IS7002 MISC pin control
14			15		
13			14	LMS2 RXEN	
12					
11					
10			11		Not used
9			10		
Note					
Ox0013			8		
0x0013					
1 - Enabled (Default)					RX hard enable:
0x0013			6	LMS1 RXEN	0 - Disabled
Ox0013					1 - Enabled ( <b>Default</b> )
A				LMS1 TXEN	
A	0x0013	6F6F	5		0 - Disabled
A					1 - Enabled ( <b>Default</b> )
1 - RXIQ   Port 1 mode selection:   0 - TXIQ   1 - RXIQ (Default)				LMS1_TXNRX2	
1 - RXIQ   Port 1 mode selection:   0 - TXIQ   1 - RXIQ   (Default)   Internal LDO control:   0 - Disabled (Default)   1 - Enabled   Hardware reset:   0 - Reset activated   1 - Reset inactive (Default)   1 - Reset i			4		0 - TXIQ (Default)
3					
1 - RXIQ (Default)					Port 1 mode selection:
1 - RXIQ (Default)			3	LMS1_TXNRX1	0 - TXIQ
2					1 - RXIQ (Default)
2					Internal LDO control:
1 - Enabled   Hardware reset:			2	LMS1_CORE_LDO_EN	
LMS1_RESET					1 - Enabled
1 - Reset inactive (Default)					
1 - Reset inactive (Default)			1 <b>L</b> I	LMS1_RESET	0 - Reset activated
0x0014         0000         15-0         Reserved for lms3_4           0x0015         0000         15-0         Reserved for lms5-6           0x0016         0000         15-0         Reserved for lms7-8    GPIO for external periphery					1 - Reset inactive ( <b>Default</b> )
0x0014         0000         15-0         Reserved for lms3_4           0x0015         0000         15-0         Reserved for lms5-6           0x0016         0000         15-0         Reserved for lms7-8    GPIO for external periphery			0	LMS1_SS	
0x0016         0000         15-0         Reserved for lms7-8           0x0017         0000         GPIO for external periphery	0x0014	0000	15-0	Reserved for lms3_4	
Ov0017 GPIO for external periphery		0000	15-0	Reserved for lms5-6	
	0x0016	0000	15-0	Reserved for lms7-8	
15-14 Reserved	0x0017	0000			IO for external periphery
	0.0017	0000	15-14	Reserved	

Address	Def. value	Bits	Name	Description
		13	GPIO13	
		12	GPIO12	
		11	GPIO11	
		10	GPIO10	Not used
	ļ	9	GPIO9	
	•	8	GPIO8	
		7	GPIO7	CL P. I
		6	GPIO6	Ch. B shunt: 0 - Disabled 1 - Enabled ( <b>Default</b> )
		5	GPIO5	Ch. B attenuator 0 - Disabled ( <b>Default</b> ) 1 - Enabled
		4	GPIO4	RF loopback ch. B: 0 - Disabled ( <b>Default</b> ) 1 - Enabled
		3	GPIO3	Reserved
				Ch. A shunt:
		2	GPIO2	0 - Disabled
				1 - Enabled ( <b>Default</b> )
		1	GPIO1	Ch. A attenuator: 0 - Disabled ( <b>Default</b> )
		0	GPIO0	1 - Enabled  RF loopback ch. A: 0 - Disabled ( <b>Default</b> )
0x0018	0001	15-1	Reserved	1 - Enabled
	0001	0	DEV_CTRL0	Not used
0x0019		15-0	Reserved	
		15 14	Reserved Reserved	Onboard led control
		13	Reserved	
		12	Reserved	
		11	Reserved	
		10	Reserved	
			Reserved	
		10 9 8	Reserved Reserved	
		10 9	Reserved	
		10 9 8	Reserved Reserved	Green LED2 control, do not turn on while red LED2 is on: 0 - OFF ( <b>Default</b> ) 1 - ON
0x001A	0000	10 9 8 7	Reserved Reserved	0 - OFF (Default) 1 - ON  Red LED2 control, do not turn on while green LED2 is on: 0 - OFF (Default) 1 - ON
0x001A	0000	10 9 8 7 6	Reserved Reserved  FPGA_LED2_G	0 - OFF (Default) 1 - ON  Red LED2 control, do not turn on while green LED2 is on: 0 - OFF (Default)
0x001A	0000	10 9 8 7 6	Reserved Reserved  FPGA_LED2_G  FPGA_LED2_R	0 - OFF (Default) 1 - ON  Red LED2 control, do not turn on while green LED2 is on: 0 - OFF (Default) 1 - ON  LED2 control override: 0 - OFF (Default)
0x001A	0000	10 9 8 7 6	Reserved Reserved Reserved FPGA_LED2_G  FPGA_LED2_R  FPGA_LED2_OVRD	0 - OFF (Default) 1 - ON  Red LED2 control, do not turn on while green LED2 is on: 0 - OFF (Default) 1 - ON  LED2 control override: 0 - OFF (Default) 1 - ON  Green LED1 control, do not turn on while red LED1 is on: 0 - OFF (Default)
0x001A	0000	10 9 8 7 6 5	Reserved Reserved  FPGA_LED2_G  FPGA_LED2_R  FPGA_LED2_OVRD  Reserved	0 - OFF (Default) 1 - ON  Red LED2 control, do not turn on while green LED2 is on: 0 - OFF (Default) 1 - ON  LED2 control override: 0 - OFF (Default) 1 - ON  Green LED1 control, do not turn on while red LED1 is on: 0 - OFF (Default) 1 - ON  Red LED1 control, do not turn on while green LED1 is on: 0 - OFF (Default) 1 - ON
0x001A	0000	10 9 8 7 6 5 4 3 2	Reserved Reserved  FPGA_LED2_G  FPGA_LED2_R  FPGA_LED2_OVRD  Reserved  FPGA_LED1_G	0 - OFF (Default) 1 - ON  Red LED2 control, do not turn on while green LED2 is on: 0 - OFF (Default) 1 - ON  LED2 control override: 0 - OFF (Default) 1 - ON  Green LED1 control, do not turn on while red LED1 is on: 0 - OFF (Default) 1 - ON  Red LED1 control, do not turn on while green LED1 is on: 0 - OFF (Default) 1 - ON
0x001A	0000	10 9 8 7 6 5 4 3 2	Reserved Reserved Reserved FPGA_LED2_G  FPGA_LED2_R  FPGA_LED2_OVRD  Reserved  FPGA_LED1_G  FPGA_LED1_C  FPGA_LED1_R  FPGA_LED1_N  FPGA_LED1_OVRD  Reserved	0 - OFF (Default) 1 - ON  Red LED2 control, do not turn on while green LED2 is on: 0 - OFF (Default) 1 - ON  LED2 control override: 0 - OFF (Default) 1 - ON  Green LED1 control, do not turn on while red LED1 is on: 0 - OFF (Default) 1 - ON  Red LED1 control, do not turn on while green LED1 is on: 0 - OFF (Default) 1 - ON  LED1 control override: 0 - OFF (Default)
0x001A 0x001B	0000	10 9 8 7 6 5 4 3 2	Reserved Reserved Reserved FPGA_LED2_G  FPGA_LED2_R  FPGA_LED2_OVRD  Reserved FPGA_LED1_G  FPGA_LED1_C	0 - OFF (Default) 1 - ON  Red LED2 control, do not turn on while green LED2 is on: 0 - OFF (Default) 1 - ON  LED2 control override: 0 - OFF (Default) 1 - ON  Green LED1 control, do not turn on while red LED1 is on: 0 - OFF (Default) 1 - ON  Red LED1 control, do not turn on while green LED1 is on: 0 - OFF (Default) 1 - ON  LED1 control override: 0 - OFF (Default)

Address	Def.	Bits	Name	Description
	value			
		5	Reserved	
		4	Reserved	
		3	Reserved	
		2	Reserved	
		1	Reserved	
		0	Reserved	
		15-3	Reserved	Onboard led control
		2	FX3_LED_G	Green FX3 control, do not turn on while red FX3 is on:
				0 - OFF ( <b>Default</b> )
				1 - ON
0x001C	0000	1		Red FX3 control, do not turn on while green FX3 is on:
UXUUIC	0000		FX3_LED_R	0 - OFF ( <b>Default</b> )
				1 - ON
				FX3 control override:
		0	FX3_LED_OVRD	0 - OFF ( <b>Default</b> )
				1 - ON
0x001D	0000	15-0	Reserved	
0x001E	0000	15-0	Reserved	
0x001F	0000	15-0	Reserved	

## 3.3.2 Registers of pllcfg module

Table 7 Register description of pllcfg module

Address	Def. value	Bits	Name	Description				
0x0020	0000	15-0	Reserved					
		PLL configuration status						
		15-4	Reserved					
				Auto phase configuration error status:				
		3	AUTO_PHCFG_ERR	0 – no error				
				1 – Error				
				Auto phase configuration status:				
0x0021	0001	2	AUTO_PHCFG_DONE	0 – Not done				
0.0021	0001			1 – Done				
				PLL reconfiguration busy status:				
		1	BUSY	0 – Idle				
				1 – Busy				
		0	DONE	PLL configuration status:				
				0 – Not done				
				1 – Done				
		PLL lock status						
		15-2	Reserved					
		0 1		RX PLL:				
0x0022	0000			0 – No lock				
0x0022	0000		PLL_LOCK	1 – Locked				
			TLL_LOCK	TX PLL:				
		0		0 – No lock				
				1 – Locked				
				PLL control				
		15	Reserved					
				PLL phase configuration mode:				
		14	PHCFG_MODE	0 - Manual				
0x0023	0000			1 - AUTO				
0.0023	0000			Phase shift direction:				
		13	PHCFG_UpDn	0 - Down				
				1 - Up				
		12-8	CNT_IND	Counter index for phase shift:				
		12-0	CITI_IIID	0000 - All output counters				

Address	Def. value	Bits	Name	Description
				0001 - M counter
				0010 - C0 counter
				0011 - C1 counter
				PLL index for reconfiguration:
		7-3	PLL_IND	0000 - TX PLL
		7-3	I LL_IND	0001 - RX PLL
				Do not use other index values
				Reset bit for PLL:
		2	PLLRST_START	0 - Reset inactive
				0 to 1 transition triggers reset for PLL with selected index
				Phase shift start:
		1	PHCFG_START	0 - Phase shift process inactive
				0 to 1 - transition triggers phase shift process for PLL with selected indexes
				PLL reconfiguration start:
			THE COLOR OF LAND	0 - Phase shift process inactive
		0	PLLCFG_START	0 to 1 - transition triggers phase shift process for PLL with selected
				indexes
0x0024	0000			PLL reconfiguration settings
	- 300	15-0	CNT_PHASE	Counter phase value
		15	Reserved	D 1 '14 4' AI ( )
		14-11 10-8	PLLCFG_BS CHP_CURR	Bandwidth setting (Not used) PLL charge Pump Current (1)
		10-8	CHP_CURK	PLL VCO division value
0x0025	01F0	7	PLLCFG_VCODIV	0 = 2
		<b>'</b>		1=1
		6-2	PLLCFG_LF_RES	PLL Loop filter resistance (1)
		1-0	PLLCFG_LF_CAP	PLL Loop filter capacitance (1)
		15-4	Reserved	
		3	M_ODDDIV	
0x0026	0001	2	M_BYP	
		1	N_ODDDIV	
		0	N_BYP	
		15	C7_ODDDIV C7_BYP	
		13	C6_ODDDIV	
		12	C6_BYP	
		11	C5_ODDDIV	
		10	C5_BYP	
		9	C4_ODDDIV	
0-0027	5554	8	C4_BYP	
0x0027	555A	7	C3_ODDDIV	
		6	C3_BYP	
		5	C2_ODDDIV	
		4	C2_BYP	Counter bypass and odd division control bits (1)
		3	C1_ODDDIV	
		1	C1_BYP C0_ODDDIV	
		0	C0_ODDDIV C0_BYP	
	1	15	C15_ODDDIV	
		14	C15_BYP	
		13	C14_ODDDIV	
		12	C14_BYP	
		11	C13_ODDDIV	
0x0028	5555	10	C13_BYP	
07.0020	3333	9	C12_ODDDIV	
		8	C12_BYP	
		7	C11_ODDDIV	
		6	C11_BYP	
		5 4	C10_ODDDIV C10_BYP	
L	L	4	CIU_DIT	

Address	Def. value	Bits	Name	Description
		3	C9_ODDDIV	
		2	C9_BYP	
		1	C8_ODDDIV	
		0	C8_BYP	
0x0029		15-0	Reserved	
0x002A	0000	15-8	N_HCNT[15:8]	N counter values (1)
0X002A	0000	7-0	N_LCNT[7:0]	14 Counter Values V
0x002B	0000	15-8	M_HCNT[15:8]	M counter values (1)
	0000	7-0	M_LCNT[7:0]	W counter values ·
0x002C	0000	15-0	M_FRAC[15:0]	M fractional counter values (Only for fractional PLL) (1)
0x002D	0000	15-0	M_FRAC[31:16]	Wi fractional counter values (Only for fractional LE)
0x002E	0000	15-8	C0_HCNT[15:8]	C0 counter values (1)
OXOUZE	0000	7-0	C0_LCNT[7:0]	Co counter varies
0x002F	0000	15-8	C1_HCNT[15:8]	C1 counter values (1)
0.0021	0000	7-0	C1_LCNT[7:0]	C1 Counter values
0x0030	0000	15-8	C2_HCNT[15:8]	C2counter values (1)
0.0000	0000	7-0	C2_LCNT[7:0]	C2Counter values
0x0031	0000	15-8	C3_HCNT[15:8]	C3 counter values (1)
0x0031	31 0000	7-0	C3_LCNT[7:0]	es counter values
0x0032	2 0000	15-8	C4_HCNT[15:8]	C4 counter values (1)
0.0032		7-0	C4_LCNT[7:0]	C+ counter variets
0x0033	0000	15-8	C5_HCNT[15:8]	C5 counter values (1)
0.00033	0000	7-0	C5_LCNT[7:0]	C5 Counter values
0x0034	0000	15-8	C6_HCNT[15:8]	C6 counter values (1)
0.0054	0000	7-0	C6_LCNT[7:0]	Co counter variets (1)
0x0035	0000	15-8	C7_HCNT[15:8]	C7 counter values (1)
0.00055	0000	7-0	C7_LCNT[7:0]	Cr counter varies
0x0036	0000	15-8	C8_HCNT[15:8]	C8 counter values (1)
0.0050	0000	7-0	C8_LCNT[7:0]	Co counter variety
0x0037	0000	15-8	C9_HCNT[15:8]	C9 counter values (1)
	0000	7-0	C9_LCNT[7:0]	C) Counter variety
0x0038		15-0	Reserved	
0x0039		15-0	Reserved	
0x003A		15-0	Reserved	Reserved for C10-C15 counter values
0x003B		15-0	Reserved	
0x003C		15-0	Reserved	4
0x003D		15-0	Reserved	
0x003E	0FFF		Living award arens	Auto phase shift options
			AUTO_PHCFG_SMPLS	Samples to compare in auto phase shift mode
0x003F	0002		AUTO_PHCFG_STEP	Step size for auto phase

Note 1: For detailed description see "Cyclone IV Device Handbook", Chapter 5. Clock Networks and PLLs in Cyclone IV Devices.

## 3.3.3 Registers of tstcfg module

Table 8 Register description of tstcfg module

Address	Def. value	Bits	Type	Name	Description
				SP	I signature
00060	0050	15-8		Reserved	
0x0060	00F0	7-4	R	SPI_SIGN_REZULT	Inverted bits from SPI_SIGN register
		3-0	R/W	SPI_SIGN	SPI module test register.
				T	est enable
		15-6		Reserved	
		5 R/			DDR2_2 memory test:
0x0061	0000		R/W	DDR2_2_TST_EN	0 - Disabled ( <b>Default</b> )
0x0061	0000				1 - Enabled
		4 R/W	D/W	DDD2 1 TOT EN	DDR2_2 memory test:
			DDR2_1_TST_EN	0 - Disabled ( <b>Default</b> )	

Address	Def. value	Bits	Type	Name	Description
	varue				1 - Enabled
					Phase detector test:
		3	R/W	ADF_TST_EN	0 - Disabled ( <b>Default</b> )
					1 - Enabled
					VCTCXO test:
		2	R/W	VCTCXO_TST_EN	0 - Disabled ( <b>Default</b> )
					1 - Enabled
					Si5351C clock test:
		1	R/W	Si5351C_TST_EN	0 - Disabled ( <b>Default</b> )
					1 - Enabled
					FX3 PCLK clock test:
		0	R/W	FX3_PCLK_TST_EN	0 - Disabled ( <b>Default</b> )
					1 - Enabled
0x0062			<u> </u>	Reserved	
		15.6	1		or insertion
		15-6		Reserved	DDD2 2:t
		5	R/W	DDD2 2 TST EDC EDD	DDR2_2 insert error to memory test: 0 - Disabled ( <b>Default</b> )
		3	K/W	DDR2_2_TST_FRC_ERR	1 - Enabled
					DDR2_1 insert error to memory test:
		4	R/W	DDR2_1_TST_FRC_ERR	0 - Disabled ( <b>Default</b> )
			10 11	DDR2_1_181_1R6_DRR	1 - Enabled
					Insert error to phase detector test:
00062	0000	3	R/W	ADF_TST_FRC_ERR	0 - Disabled ( <b>Default</b> )
0x0063	0000				1 - Enabled
					Insert error to VCTCXO test:
		2	R/W	VCTCXO_TST_FRC_ERR	0 - Disabled ( <b>Default</b> )
					1 - Enabled
					Insert error to Si5351C clock test:
		1	R/W	Si5351C_TST_FRC_ERR	0 - Disabled ( <b>Default</b> )
					1 - Enabled
		0	R/W	EV2 DCLV TCT EDC EDD	Insert error to FX3 PCLK clock test: 0 - Disabled ( <b>Default</b> )
		0	K/W	FX3_PCLK_TST_FRC_ERR	1 - Enabled
0x0064				Reserved	1 - Enabled
0.00001					Cest status
		15-6		Reserved	
					DDR2_2 test status:
		5	R	DDR2_2_TST_CMPLT	0 - Not completed
					1 - Completed
					DDR2_1test status:
		4	R	DDR2_1_TST_CMPLT	0 - Not completed
					1 - Completed
				AND MORE CONTRACT	Phase detector test status:
0x0065	0000	3	R	ADF_TST_CMPLT	0 - Not completed
					1 - Completed
		2	R	VCTCYO TST CMDIT	VCTCXO test status:
			K	VCTCXO_TST_CMPLT	0 - Not completed 1 - Completed
					Si5351C clock test status:
		1	R	Si5351C_TST_CMPLT	0 - Not completed
		1			1 - Completed
					FX3 PCLK clock test status:
		0	R	FX3_PCLK_TST_CMPLT	0 - Not completed
		<u> </u>			1 - Completed
0x0066				Reserved	
					est results
		15-6		Reserved	
0x0067	0000	_	_		DDR2_2 test result:
		5	R	DDR2_2_TST_REZ	0 - Fail
I					1 - Pass

A	Address	Def. value	Bits	Type	Name	Description
3			4	R	DDR2_1_TST_REZ	0 - Fail
2			3	R	ADE TST REZ	
1 R   Si3351C TST REZ   Not used			_			
O R						
				+		
DOROGO   R   F33 CLK CNT   F33 PCK dock counter value						
DOMOGA	0x0068				Reserved	
Document   Document	0x0069			R	FX3_CLK_CNT	FX3 PCLK clock counter value
DATE	0x006A			R	Si5351C_CLK0_CNT	Si5351C CLKO counter value
Dord   R	0x006B			R	Si5351C_CLK1_CNT	Si5351C CLK1 counter value
DORDER   Reserved	0x006C			R	Si5351C_CLK2_CNT	Si5351C CLK2 counter value
DR	0x006D			R	Si5351C_CLK3_CNT	Si5351C CLK3 counter value
DOR2   CLK   CLK	0x006E				Reserved	
Dodg	0x006F			R	Si5351C_CLK5_CNT	Si5351C CLK5 counter value
Dot	0x0070			R	Si5351C_CLK6_CNT	Si5351C CLK6 counter value
DOR   DOR	0x0071			R	Si5351C_CLK7_CNT	Si5351C CLK7 counter value
DR2   DR2   Lest result:	0x0072			R	LMK_CLK_CNT_L	LMK clock countervalue
DDR2   detailed test results	0x0073			R		LIVIN CIOCK COUNTER VAIGE
DDR2_1 detailed test results	0x0074			R	ADF_CNT	ADF transition count value
DDR2_1 test result:   0 - Test not completed   1 - Fail   DDR2_1 test result:   0 - Test not completed   1 - Fail   DDR2_1 test result:   0 - Test not completed   1 - Fail   DDR2_1 test result:   0 - Test not completed   1 - Fass   DDR2_1 test result:   0 - Test not completed   1 - Fass   DDR2_1 test result:   0 - Test not completed   1 - Test complete   1 - Tes	0x0075					
DDR2_1 test result:   0 - Test not completed     1				•		detailed test results 1
DDR2_1 TST_FAIL			15-3		Reserved	
1						
DDR2_1 test result:			2	R	DDR2_1_TST_FAIL	
DR2_1_TST_PASS						
1 - Pass   DDR2   1 test result:	0x0076		,	D	DDDA 1 MCM BACC	
DDR2_1 test result:   0			1	R	DDR2_1_TST_PASS	*
O R   DDR2_1_TST_CMPLT   0 - Test not completed   1 - Test complete						
1 - Test complete			0	D	DDD2 1 TST CMPLT	
DDR2   detailed test results 2			0	K	DDR2_1_131_CWILLI	
DDR2_1 data [15:0] bus pas not fail per bit:   0 - Fail   1 - Pass					DDR2 1	
DDR2_1_PNF_PER_BIT_L						
1 - Pass     DDR2_1 detailed test results 3	0x0077		15-0	R	DDR2 1 PNF PER BIT L	
DDR2_1 data [31:16] bus pas not fail per bit:   0 - Fail   1 - Pass						1 - Pass
DDR2_1_PNF_PER_BIT_H					DDR2_1	detailed test results 3
15-0   R   BDR2_1 PNF_PER_BIT_H   0 - Fail   1 - Pass	0×0078					DDR2_1 data [31:16] bus pas not fail per bit:
DDR2_2 detailed test results 1	0x0078		15-0	R	DDR2_1_PNF_PER_BIT_H	0 - Fail
15-3   Reserved   DDR2_2 test results						1 - Pass
DDR2_2 test result:	0x0079		15-0			
DDR2_2 test result:   0 - Test not completed     1 - Fail   DDR2_2 test result:   0 - Test not completed     1 - Fail   DDR2_2 test result:   0 - Test not completed     1 - Pass     DDR2_2 test result:   0 - Test not completed     1 - Pass     DDR2_2 test result:   0 - Test not completed     1 - Test complete     1 - Test complete     1 - Test complete     1 - Test complete     1 - Pass     DDR2_2 detailed test results 2     DDR2_2 data [15:0] bus pas not fail per bit:   0 - Fail     1 - Pass     DDR2_2 detailed test results 3     DDR2_2 data [31:16] bus pas not fail per bit:						detailed test results 1
0x007A    2   R   DDR2_2_TST_FAIL   0 - Test not completed   1 - Fail     DDR2_2 test result:   0 - Test not completed   1 - Pass     DDR2_2 test result:   0 - Test not completed   1 - Pass     DDR2_2 test result:   0 - Test not completed   1 - Test completed   1 - Test complete     DDR2_2 test result:   0 - Test not completed   1 - Test complete     15-0   R   DDR2_2 detailed test results 2     DDR2_2 data [15:0] bus pas not fail per bit:   0 - Fail   1 - Pass     DDR2_2 detailed test results 3     DDR2_2 data [31:16] bus pas not fail per bit:			15-3		Reserved	
1 - Fail   DDR2_2 test result:   0 - Test not completed   1 - Pass   DDR2_2 test result:   0 - Test not completed   1 - Pass   DDR2_2 test result:   0 - Test not completed   1 - Test complete   DDR2_2 data [15:0] bus pas not fail per bit:   0 - Fail   1 - Pass   DDR2_2 data [15:0] bus pas not fail per bit:   0 - Fail   1 - Pass   DDR2_2 data [15:0] bus pas not fail per bit:   DDR2_2 data [15:0] bus pas not fai						
DDR2_2 test result:   0 - Test not completed   1 - Pass     DDR2_2 test result:   0 - Test not completed   1 - Pass     DDR2_2 test result:   0 - Test not completed   1 - Test complete     1 - Test complete   1 - Test complete     1 - Test complete     DDR2_2 detailed test results 2     DDR2_2 data [15:0] bus pas not fail per bit:   0 - Fail   1 - Pass     DDR2_2 detailed test results 3     DDR2_2 data [31:16] bus pas not fail per bit:     DDR2_2 data [31:16] bus pas not fail per bit:			2	R	DDR2_2_TST_FAIL	÷
1   R   DDR2_2_TST_PASS   0 - Test not completed   1 - Pass	0007.4					
1 - Pass   DDR2_2 test result:   0 - Test not completed   1 - Test complete   DDR2_2 detailed test results 2   DDR2_2 data [15:0] bus pas not fail per bit:   0 - Fail   1 - Pass   1 - Pass   DDR2_2 detailed test results 3   DDR2_2 data [31:16] bus pas not fail per bit:   DDR2_2 data [31:16] bus pas not fail	UXUU/A		1	D	DDD2 2 TCT DACC	_
DDR2_2 test result:   0 - Test not completed   1 - Test complete			1	K	DDR2_2_181_PASS	÷
0 R DDR2_2_TST_CMPLT 0 - Test not completed 1 - Test complete 1 - Test complete 1 - Test complete DDR2_2 detailed test results 2  DDR2_2 data [15:0] bus pas not fail per bit: 0 - Fail 1 - Pass  DDR2_2 detailed test results 3  DDR2_2 detailed test results 3  DDR2_2 data [31:16] bus pas not fail per bit:						
0x007B  15-0  0x007C  15-0  R  DDR2_2 detailed test results 2  DDR2_2 data [15:0] bus pas not fail per bit:  0 - Fail  1 - Pass  DDR2_2 detailed test results 3  DDR2_2 detailed test results 3  DDR2_2 data [31:16] bus pas not fail per bit:			0	R	DDR2 2 TST CMPLT	
DDR2_2 detailed test results 2           DDR2_2 data [15:0] bus pas not fail per bit:           0 - Fail           1 - Pass           DDR2_2 detailed test results 3           0x007C           15-0         R           DDR2_2 PNF_PER_BIT_H         DDR2_2 data [31:16] bus pas not fail per bit:           DDR2_2 data [31:16] bus pas not fail per bit:				1	DENZ_Z_ISI_OMI DI	
0x007B  15-0 R  DDR2_2 data [15:0] bus pas not fail per bit: 0 - Fail 1 - Pass  DDR2_2 detailed test results 3  0x007C  DDR2_2 data [31:16] bus pas not fail per bit:  DDR2_2 data [31:16] bus pas not fail per bit:		1			DDR2. 2.	
0x007B   15-0   R   DDR2_2_PNF_PER_BIT_L   0 - Fail   1 - Pass    DDR2_2 detailed test results 3  0x007C   15-0   R   DDR2_2 PNF_PER_BIT_H   DDR2_2 data [31:16] bus pas not fail per bit:					~ ~ X = _	
0x007C 15-0 R DDR2 2 PNE PER BIT H DDR2_2 data [31:16] bus pas not fail per bit:	0x007B		15-0	R	DDR2_2_PNF_PER_BIT_L	= = =
0x007C  15-0 R DDR2 2 PNE PER BIT H  DDR2_2 detailed test results 3  DDR2_2 data [31:16] bus pas not fail per bit:						
0x007C DDR2 2 PNF PFR BIT H DDR2_2 data [31:16] bus pas not fail per bit:					DDR2 2	
I I I SAD IR I I I DDR 2 2 PINK PKR KII H I	0x007C		15.0	D		
			15-0	K	DDK2_2_PNF_PEK_BIT_H	

Address	Def.	Bits	Type	Name	Description	
	value					
					1 - Pass	
0007D				TX test pattern 1		
0x007D	AAAA	15-0	R/W	TX_TST_I	TX test pattern I sample value	
0.007E			TX test pattern 2			
0x007E	5555	15-0	R/W	TX_TST_Q	TX test pattern Q sample value	
0x007F		15-0		Reserved		

## 3.3.4 Registers of periphcfg module

Table 9 Register description of periphcfg module

Address	Def.	Bits	Туре	Name	Description
	value		• •		•
				Board	GPIO control 1
		15-8		Reserved	
0x00C0	FFFF	7-0	R/W	BOARD_GPIO_OVRD	GPIO control override (each bit controls corresponding GPIO):  0 - Dedicated function  1 - Overridden by user ( <b>Default</b> )
0x00C1		15-0		Reserved for GPIO	
				Board	GPIO control 2
		15-8		Reserved	
0x00C2	0000	7-0	R	BOARD_GPIO_RD	GPIO read value (each from corresponding GPIO):  0 - Low level  1 - High level
0x00C3		15-0		Reserved for GPIO	
				Board	GPIO control 3
		15-8		Reserved	
0x00C4 000	0000	7-0		BOARD_GPIO_DIR	Onboard GPIO direction (each bit controls corresponding GPIO):  0 - Input ( <b>Default</b> )  1 - Output
0x00C5		15-0		Reserved for GPIO	1 Output
0.0000		13 0			GPIO control 4
		15-8		Reserved	of to control i
0x00C6	0000	7-0	R/W	BOARD_GPIO_VAL	GPIO output value (each bit controls corresponding GPIO):  0 - Low level  1 - High level
0x00C7		15-0		Reserved for GPIO	
0x00C8	0000	15-0		PERIPH_INPUT_RD_0	Not used
0x00C9	0000	15-0		PERIPH_INPUT_RD_1	Not used
0x00CA		15-0		Reserved	
0x00CB		15-0		Reserved	
				Board p	eripheral control 1
		15-1			Not used
0x00CC	0000	0	R/W	PERIPH_OUTPUT_OVRD_0	Fan control override:  0 - Dedicated function ( <b>Default</b> )  1 - User controlled
Board periphera		eripheral control 1			
		15-1			Not used
0x00CD	0000	0	R/W	PERIPH_OUTPUT_VAL_0	Fan control pin: 0 - OFF ( <b>Default</b> )
0**00CE	0000	15.0		DEDIDII OUTDUT OVER 1	1- ON
0x00CE 0x00CF	0000	15-0 15-0		PERIPH_OUTPUT_OVRD_1 PERIPH_OUTPUT_VAL_1	Not used Not used
0x00CF 0x00D0	0000	15-0	-	Reserved	INOLUSEU
0x00D0	1	15-0	-	Reserved	+
0x00D1		15-0		Reserved	+
UXUUD2	<u> </u>	13-0	ı	Reserveu	

0x00D3	15-0	Reserved	
0x00D4	15-0	Reserved	
0x00D5	15-0	Reserved	
0x00D6	15-0	Reserved	
0x00D7	15-0	Reserved	
0x00D8	15-0	Reserved	
0x00D9	15-0	Reserved	
0x00DA	15-0	Reserved	
0x00DB	15-0	Reserved	
0x00DC	15-0	Reserved	
0x00DD	15-0	Reserved	
0x00DE	15-0	Reserved	
0x00DF	15-0	Reserved	

#### 3.4 FT601 FIFO interface – FT601\_top

Provides data transfer between external FT601 USB 3.0 peripheral controller and FPGA trough FIFO interface (See <a href="http://www.ftdichip.com/Products/ICs/FT600.html">http://www.ftdichip.com/Products/ICs/FT600.html</a> for documentation).

All data exchange between FT601\_top module and other FPGA logic is done through FIFO buffers. Module FT601\_top constantly monitors FT601 FIFO status flags and all FIFO buffers. For example, internal logic writes IQ stream packets containing 4kB data to FIFO buffer through EP83 ports. Once FT601\_arb module detects that EP83 FIFO buffers contains 4kB data and FT601 FIFO flags indicate that FT601 controller is ready, all data is read from FIFO buffer and written to FT601 controller trough FT601 FIFO interface.




Figure 4 FT601\_top block diagram

Table 10 Description of FT601\_top instances

Instance	Description	
FT601	Provides data transfer between FT601 FIFO interface and internal F	IFO
	buffers.	

Instance	Description
FT601_arb	Data transfer arbiter module. Decides when and what transfer should
	occur.
fifo_inst (EP83)	Stream endpoint FIFO buffer of 16kB size.
two_fifo_inst (EP03)	Stream endpoint FIFO buffer of 6kB size.
fifo_inst (EP82)	Control endpoint FIFO buffer of 1kB size.
fifo_inst (EP02)	Control endpoint FIFO buffer of 0.5kB size.

Table 11 FT601 top module parameters

Parameter	Туре	Default	Description		
	F	Γ601 FIFO	Bus parameters		
FT_data_width	integer	32	FT601 data width		
FT_be_width	integer	4	FT601 byte enable width		
		Internal	FIFO buffers		
EP02_rdusedw_width	integer	9	EP02 FIFO read used words size (29-1= 256 words)		
EP02_rwidth	integer	32	EP02 FIFO read word size		
EP82_wrusedw_width	integer	9	EP82 FIFO write used words size (2 <sup>9-1</sup> = 256 words)		
EP82_wwidth	integer	32	EP82 FIFO write word size		
			EP82 packet size in bytes, has to be multiple of 4		
EP82_wsize	integer	64	bytes		
EP03_rdusedw_width	integer	9	EP03 FIFO read used words size (29-1 = 256 words)		
EP03_rwidth	integer	128	EP03 FIFO read word size		
			EP82 FIFO write used words size (2 <sup>12-1</sup> = 2048		
EP83_wrusedw_width	integer	12	words)		
EP83_wwidth	integer	64	EP82 FIFO write word size		
			EP83 packet size in bytes, has to be multiple of 4		
EP83_wsize	integer	2048	bytes		

Table 12 FT601\_top module ports

Port	Type	Width	Description
clk	in	1	Clock 100 Mhz
reset_n	in	1	Reset active low
		FTDI external por	ts
FT_wr_n	out	1	
FT_rxf_n	in	1	
FT_data	inout	FT_data_width	FT601 FIFO bus
FT_be	inout	FT_be_width	
FT_txe_n	in	1	
	(	Control endpoint FIFO Po	C->FPGA
EP02_rdclk	in	1	Read clock
EP02_rd	in	1	Read request
EP02_rdata	out	EP02_rwidth	Read data
EP02_rempty	out	1	Read empty
	(	Control endpoint FIFO FI	PGA->PC
EP82_wclk	in	1	Write clock
EP82_aclrn	in	1	Asynchronous clear, active low
EP82_wr	in	1	Write request
EP82_wdata	in	EP82_wwidth	Write data
EP82_wfull	out	1	Write full

Stream endpoint FIFO PC->FPGA					
			Asynchronous clear FT601 FIFO side,		
EP03_aclrn_0	in	1	active low.		
			Asynchronous clear stream side, active		
EP03_aclrn_1	in	1	low.		
EP03_rdclk	in	1	Read clock		
EP03_rd	in	1	Read request		
EP03_rdata	out	EP03_rwidth	Read data		
EP03_rempty	out	1	Read empty		
EP03_rusedw	out	EP03_rdusedw_width	Red used words		
Stream endpoint FIFO		Stream endpoint FIFO FI	PGA->PC		
EP83_wclk	in	1	Write clock		
EP83_aclrn	in	1	Asynchronous clear, active low		
EP83_wr	in	1	Write request		
EP83_wdata	in	EP03_rdusedw_width	Write data		
EP83_wfull	out	1	Write full		
EP83_wrusedw	out	EP83_wrusedw_width	Write used words		

## 3.5 LMS7002 Receive and transmit interface – rxtx\_top

Main function of rxtx\_top module is for receive and transmit IQ samples from/to LMS7002 chip and provide IQ sample synchronization. See **Figure 5** for block diagram and **Table 13** for instance description.




Figure 5 rxtx\_top block diagram

Table 13 Description of rxtx\_top instances

Parameter	Туре	Default	Description		
DEV_FAMILY	string	MAX 10	Device family		
TX parameters					
TX_IQ_WIDTH	TX IQ WIDTH integer 12 TX IQ sample width				
TX_N_BUFF	integer	4	TX number of buffers, 2,4 valid values		

Parameter	Туре	Default	Description
TX_IN_PCT_SIZE	integer	4096	TX packet size in bytes
TX_IN_PCT_HDR_SIZE	integer	16	TX packet header size in bytes
TX_IN_PCT_DATA_W	integer	128	TX packet read data width
TX_IN_PCT_RDUSEDW_W	integer	11	TX packet read used words width
TX_OUT_PCT_DATA_W	integer	64	TX output packet data width
		RX parame	eters
RX_IQ_WIDTH	integer	12	RX IQ sample width
RX_INVERT_INPUT_CLOCKS	string	OFF	Clock invert option on LMS_DIQ2 interface
RX_SMPL_BUFF_RDUSEDW_W	integer	11	RX sample buffer read used words width. Words=2 <sup>11-1</sup>
RX_PCT_BUFF_WRUSEDW_W	integer	12	RX packet buffer read used words width. Words=2 <sup>12-1</sup>

Table 14 rxtx\_top parameters description

able 14 rxtx_top parameters description					
Parameter	Туре	Default	Description		
		Cyclone			
DEV_FAMILY	string	IVE	Device family		
	Т	X paramete	ers		
TX_IQ_WIDTH	integer	12	TX IQ sample width		
TX_N_BUFF	integer	4	TX number of buffers, 2,4 valid values		
TX_IN_PCT_SIZE	integer	4096	TX packet size in bytes		
TX_IN_PCT_HDR_SIZE	integer	16	TX packet header size in bytes		
TX_IN_PCT_DATA_W	integer	128	TX packet read data width		
TX_IN_PCT_RDUSEDW_W	integer	11	TX packet read used words width		
TX_OUT_PCT_DATA_W	integer	64	TX output packet data width		
RX parameters					
RX_IQ WIDTH	integer	12	RX IQ sample width		
			Clock invert option on LMS_DIQ2		
RX_INVERT_INPUT_CLOCKS	string	OFF	interface		
			RX sample buffer read used words width.		
RX_SMPL_BUFF_RDUSEDW_W	integer	11	Words=2 <sup>11-1</sup>		
			RX packet buffer rd used words width.		
RX PCT BUFF WRUSEDW W	integer	12	Words=2 <sup>12-1</sup>		

Table 15 rxtx\_top port description

Port	Туре	Width	Description		
		Configuration memory ports			
from_fpgacfg	in	t_FROM_FPGACFG;			
to_tstcfg_from_rxtx	out	t_TO_TSTCFG_FROM_RXTX;	Configuration registers bus		
from_tstcfg	in	t_FROM_TSTCFG;			
TX path					
tx_clk	in	1	TX interface clock		
			TX interface reset, active		
tx_clk_reset_n	in	1	low		

			TX packet loss flag, 0 - No				
tx pct loss flg	out	,	packet loss, 1 - Packet losst.				
			TX transmit flag. 0 - No				
			transmission, 1 - TX is				
tx_txant_en	out		transmitting samples				
TX interface data							
tx_DIQ	out	TX_IQ_WIDTH	TX samples				
tx_fsync	out	•	TX sync signal				
		TX FIFO read ports					
			TX packet buffer reset				
tx_in_pct_reset_n_req	out		request, active low				
+	a4		TX packet buffer read				
tx_in_pct_rdreq	out		request				
tx_in_pct_data	in	TX_IN_PCT_DATA_W	TX packet buffer read data				
tx in pct rdempty	in		TX packet buffer read empty				
cx_in_pet_idempty	111		TX packet buffer read used				
tx in pct rdusedw	in	TX_IN_PCT_RDUSEDW_W	words				
		RX path					
rx clk	in		RX interface clock				
			RX interface reset, active				
rx clk reset n	in		l low				
		Rx interface data					
rx_DIQ	in	RX_IQ_WIDTH	RX IQ samples				
rx fsync	in		RX IQ sync signal				
Packet FIFO ports							
			RX packet buffer reset				
rx_pct_fifo_aclrn_req	out		request, active low				
			RX packet buffer write				
rx_pct_fifo_wusedw	in	RX_PCT_BUFF_WRUSEDW_W	/ used words				
6: 6:	24		RX packet buffer write				
rx_pct_fifo_wrreq	out		request				
rx_pct_fifo_wdata	out	64	RX packet buffer write data				
		Sample compare	DV interface service				
			RX interface sample compare. 0 - disabled, 1-				
rx smpl cmp start	in		l enabled				
III SIMPI SIMP SECTE			RX interface number of				
rx smpl cmp length	in	16					
			RX outterface sample				
			compare done. 0 - not				
rx_smpl_cmp_done	out		done, 1-done				
			RX outterface sample				
	01:4		compare status. 0 - no				
rx_smpl_cmp_err	out		error, 1 - error				

# 3.5.1 Receive interface – rx\_path\_top

Once rx\_path\_top **Figure 6** is enabled diq2fifo and data2packets modules starts continuously packing IQ samples into 4kB packets. For packet structure see <u>Stream protocol</u> document.

Packets are written to 16kB EP83 FIFO buffer to maintain continuous data flow in short periods when USB3.0 host cannot accept data. If USB3.0 host halts data transfer for longer time period and four packets are buffered into 16kB buffer, FIFO full condition arises and other packets are dropped. When host starts to receive data after FIFO full condition, host should expect to receive those four buffered packets.

Module rx\_path\_top provides two 64bit sample counters. One is for TX logic – tx\_path\_top. TX logic uses this counter to synchronize transmitted LMS\_DQ1 samples with received LMS\_DIQ2 samples. Other is used for LMS\_DI2 samples packing into 4kB packets.

When rx\_path\_top is enabled diq2fifo module starts to collect IQ samples from LMS\_DIQ2 bus, collected samples are written to FIFO buffer and each write enables smpl\_cnt:inst4 module to increase its counter value. This means that counter value increases in same continuous rate as IQ sample rate.

Module smpl\_cnt:inst3 is used for LMS\_DI2 samples packing into 4kB packets. Module data2packets reads IQ samples in bursts from FIFO buffer, each read enables smpl\_cnt:inst3 module to increase its counter value. One read burst fills one 4kB packet and there are some idle cycles between bursts.




Figure 6 rx\_path\_top block diagram

Table 16 rx path top inctance description

Instance	Description
diq2fifo	Captures IQ samples and writes to FIFO buffer.
fifo_inst	FIFO buffer for storing samples.
data2packets	Module for packing IQ samples to 4kB packets.
smpl_cnt:inst3	Sample counter for tx_path_top.

Instance	Description
smpl_cnt:inst4	Sample counter for data2packets module.

#### 3.5.2 Transmit interface – tx\_path\_top

Transmit module tx\_path\_top reads IQ samples from EP03 FIFO buffer packed in 4kB packets. Packet header (see <a href="Stream protocol">Stream protocol</a> document) contains sample number (or so-called time stamp) at which packet should be transmitted.

By using sample numbers from rx\_path\_top and received sample numbers in packet header transmitted IQ samples can be synchronized with received IQ samples.

Module p2d\_wr\_fsm separates packet header and payload. Packet payload is written into one of four 4kB FIFO buffers located in packets2data module and packet header is stored in p2d\_rd module. This module can work in two modes:

- Synchronization enabled module compares received sample number from packet header and sample number from rx\_path\_top. When sample number from received packet is equal to sample number of rx\_path\_top module (this means that it is time to send TX packet), read process begins and IQ samples are transmitted to LMS\_DIQ1 interface. When sample number from received packet is greater than sample number of rx\_path\_top module (this means that received packet should be sent after some time) p2d\_rd waits until those sample number will be equal. When sample number from received packet is less than sample number of rx\_path\_top module (this means that packet arrived too late) corresponding FIFO buffer is cleared.
- **Synchronization disabled** module does not compare sample numbers and every received packet is transmitted to LMS DIQ1 interface.

Block diagram can be found in **Figure 7** and instance description in **Table 17**.




Figure 7 tx\_path\_top block diagram

Table 17 tx\_path\_top instance description

Instance	Description
packets2data_top	Wrapper file
packets2data	Wrapper file
p2d_wr_fsm	Module reads packets from EP03 buffer and places to one of the 4kB FIFO buffers in increasing order and stores corresponding sample number from packet header.
p2d_rd	Module checks one of the FIFO buffers if it is filled with samples in increasing order. When buffer is ready depending on received sample number from packet header and sample number from rx_path_top module buffer can be cleared or IQ sample reading begins.
fifo_inst	FIFO buffer
fifo2diq	Module reads samples from FIFO buffer and writes to LMS_DIQ1 interface.
sync_fifo_rw	Dual clock FIFO buffer for clock domain crossing.
bit_unpack_64	Depending on mode selection samples are unpacked (see <u>Stream protocol</u> document).

## 3.6 General periphery – general\_periph\_top

General periphery - general\_periph\_top module is responsible for controlling on board periphery such as LED, GPIO and Fan, default functions can be found in **Table 18**. Also default function can be overridden by internal registers see chapter **3.3 Softcore processor – nios\_cpu**.

Table 18 Default functions of LEDS, GPIO and fan

Schematic			
name	Board label	Туре	Description
FPGA LED	FPGA1	Clock status	Blinking indicates presence of TCXO clock. Colour indicates status of FPGA PLLs that are used for LMS digital interface clocking: Green – both PLLs are locked; Red/Green – at least one PLL is not locked.
	FPGAT	Clock status	
FPGA_GPIO0			Indicates PLL lock status. 0 – no lock, 1 - locked
FPGA_GPIO1			-
FPGA_GPIO2			-
FPGA_GPIO3	FPGA GPIO		-
FPGA_GPIO4	FFGA_GFIO		-
FPGA_GPIO5			-
FPGA_GPIO6			-
FPGA_GPIO7			-
FAN_CTRL	FAN		Fan control pin. Connected to LM75_OS temperature sensor pin.

Block diagram can be found in **Figure 8**, instances are described in **Table 19**. See **Table 20** and **Table 21** for module parameters and port description.




Figure 8 Module general\_periph\_top block diagram

**Table 19 Module instance description** 

Instance	Description
alive	Basic counter to implement blinking on led1.
FPGA_LED_cntrl	Led1 control module, for showing clock status
gpio_ctrl	GPIO control instance

Table 20 Module general\_periph\_top parameters

Parameter	Type	Default	Description
DEV_FAMILY	string	"MAX 10"	FPGA device family name
N_GPIO	integer	8	Number of GPIO used


Table 21 Module general\_periph\_top input and output port description

Port Port	Type	Width	Description	
clk	in	1	Free running clock	
reset_n	in	1	Asynchronous, active low reset	
SPI regi	isters (I	Default a	address range 0x00C0-0x00DF)	
periphcfg_maddress	in	10	Address of SPI slave registers	
periphcfg_sdin	in	1	SPI slave datain	
periphcfg_sclk	in	1	SPI slave clock	
periphcfg_sen	in	1	SPI slave select	
periphcfg_sdout	out	1	SPI slave dataout	
LED1 (Clock and PLL lock status)			d PLL lock status)	
led1_pll1_locked	in	1	Lock status from PLL1	
led1_pll2_locked	in	1	Lock status from PLL2	
led1 ctrl	in	3	led1_ctrl[0]-manual LED control enable;	
1601_0011			<pre>led1_ctrl[1]-red LED enable in manual mode;</pre>	

Port	Type	Width	Description
			led1_ctrl[2]-green LED enable in manual
			mode;
led1_g	out	1	Output to dual colour LED1 pin
led1_r	out	1	Output to dual colour LED1 pin
	LEI	D2 (TCXO	control status)
led2_clk	in	1	
led2_adf_muxout	in	1	
led2_dac_ss	in	1	
led2_adf_ss	in	1	Unused
led2_ctrl	in	3	
led2_g	out	1	
led2_r	out	1	
		3(FX3 and	d NIOS CPU busy)
led3_g_in	in	1	
led3_r_in	in	1	
led3_ctrl	in	3	Unused
led3_hw_ver	in	4	Onuseu
led3_g	out	1	
led3_r	out	1	
			GPIO
gpio_dir	in	N_GPIO	GPIO direction control, 0 – input, 1 – output
<pre>gpio_out_val</pre>	in	N_GPIO	GPIO output value when direction is set to output
gpio_rd_val	out	N_GPIO	GPIO input value when direction is set to input
gpio	inout	N_GPIO	Connected to GPIO pins
Fan control			
fan_sens_in	in	1	From temperature sensor
fan_ctrl_out	out	1	To Fan control output

## 3.7 PLL module – pll\_top

PLL module – pll\_top (**Figure 9**) provides required clock sources for LM7002 RX and TX digital interfaces. Inside this module there is one dynamically reconfigurable PLL instance **Figure 10**. Clock frequency and phase relationship can be changed while FPGA is in user mode. Instance description can be found in **Table 22**.






Figure 10 tx\_pll\_top/rx\_pll\_top modules

Table 22. pll\_top module instance description

Instance	Description
pllcfg_top	PLL configuration control module
rxtx_pll	PLL dedicated for RX and TX interface

Table 23. pll\_top module parameters

Parameter Parameter	Туре	Default	Description
N_PLL	INTEGER	1	Number off PLL
		PLL para	ameters
BANDWIDTH_TYPE	STRING	"AUTO"	
CLKO_DIVIDE_BY	NATURAL	1	
CLKO_DUTY_CYCLE	NATURAL	50	
CLK0_MULTIPLY_BY	NATURAL	1	
CLKO_PHASE_SHIFT	STRING	"0"	
CLK1_DIVIDE_BY	NATURAL	1	
CLK1_DUTY_CYCLE	NATURAL	50	
CLK1_MULTIPLY_BY	NATURAL	1	h (10 - 1/2
CLK1_PHASE_SHIFT	STRING	"0"	https://www.altera.com/en_US/pdfs/literature/ug /ug_altpll.pdf
CLK2_DIVIDE_BY	NATURAL	1	<u>rag artpri.par</u>
CLK2_DUTY_CYCLE	NATURAL	50	
CLK2_MULTIPLY_BY	NATURAL	1	
CLK2_PHASE_SHIFT	STRING	"0"	
CLK3_DIVIDE_BY	NATURAL	1	
CLK3_DUTY_CYCLE	NATURAL	50	
CLK3_MULTIPLY_BY	NATURAL	1	
CLK3_PHASE_SHIFT	STRING	"0"	

Parameter	Туре	Default	Description
COMPENSATE_CLOCK	STRING	"CLK3"	
INCLKO_INPUT_FREQU			
ENCY	NATURAL	6250	
INTENDED_DEVICE_FA		"MAX	
MILY	STRING	10"	
		"NORM	
OPERATION_MODE	STRING	AL"	
SCAN_CHAIN_MIF_FIL		"ip/pll/pll.	
E	STRING	mif"	
DRCT_CO_NDLY	INTEGER	1	
DRCT_C1_NDLY	INTEGER	8	Number of LCELL in clock path when direct
DRCT_C2_NDLY	INTEGER	1	clocking mode is used
DRCT_C3_NDLY	INTEGER	8	

Table 24 pll\_top port description

Port	Туре	Width	Description
		TX PLL po	rts
pll_inclk	in	1	PLL input clock from LMS_MCLK2 pin
pll_reconfig_clk	in	1	Free running clock, used for PLL reconfiguration.
pll_logic_reset_n	in	1	PLL logic active low reset.
pll_clk_ena	in	4	Clock output enable
pll_drct_clk_en	in	4	Direct clock enable
pll_c0	out	1	PLL c0 output clock
pll_c1	out	1	PLL c1 output clock (phase shifted version of c0)
pll_c2	out	1	PLL c2 output clock
pll c3	out	1	PLL c3 output clock (phase shifted version of c2)
pll locked	out	1	PLL lock status. Outputs high level vhen PLL is locked
pll_smpl_cmp_en	out	1	Sample compare enable. Used in auto phase searching mode.
pll_smpl_cmp_done	in	1	Sample compare done indication. Used in auto phase searching mode.
pll_smpl_cmp_error	in	1	Sample compare error status. Used in auto phase searching mode.
pll_smpl_cmp_cnt	out	16	Number of samples to be checked. Used in auto phase searching mode
		pllcfg port	s
to_pllcfg	in	t_TO_PLLCFG	
from_pllcfg	out	t_FROM_PLLCFG	Configuration bus

# 3.8 Board test module – tst\_top

Board test module – tst\_top is used to test clock inputs. Separate tests can be enabled and results can be read from internal registers see **3.3.3 Registers of tstcfg module**. Module port description can be found in **Table 25**.

Table 25 tst\_top module port description

Port	Туре	Width	Description	
FX3_clk	in	1	100MHz reference clock	
reset_n	in	1	Reset, active low	
		Clock inputs		
Si5351C_clk_0	in	1		
Si5351C_clk_1	in	1		
Si5351C_clk_2	in	1		
Si5351C_clk_3	in	1	Not used	
Si5351C_clk_5	in	1		
Si5351C_clk_6	in	1		
Si5351C_clk_7	in	1		
LMK_CLK	in	1	Clock buffer	
ADF_MUXOUT	in	1	Not used	
To configuration memory				
to_tstcfg	out	t_TO_TSTCFG		
from_tstcfg	in	t_FROM_TSTCFG	Configuration bus	

## 4 Examples

In this chapter various examples can be found on how to use gateware.

#### 4.1 Accessing FPGA registers

Internal FPGA registers can be accessed using USB3.0 host via EP02 and EP82 endpoints. See **LMS64C\_protocol** document for protocol structure and description of commands used in examples. See chapter **3.3 Softcore processor – nios\_cpu** for internal FPGA register description.

**Read** – 64byte packet containing request command "CMD\_BRDSPI16\_RD" has to be sent to EP02 endpoint and 64 bytes response packet has to be read from EP82 endpoint. Read example reads 0x0000 address Board\_ID register value, which is 0x0011 for LimeSDR-Mini board.

Request – USB3.0 host writes 64B to EP0F:

Address		
0000	56 00 01 00 00 00 00 00 00 00 00	00 00 00 00 00
0010	00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00
0020	00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00
0030	00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00
Response – USB3.	0 host reads 64B from EP8F:	
Address		
0000	56.01.01.00.00.00.00.00.00.00.00	OF 00 00 00 00

1 10 01 000	
0000	56 01 01 00 00 00 00 00 00 00 0E 00 00 00 00
0010	00 00 00 00 00 00 00 00 00 00 00 00 00
0020	00 00 00 00 00 00 00 00 00 00 00 00 00
0030	00 00 00 00 00 00 00 00 00 00 00 00 00

Write – 64byte packet containing request command "CMD\_BRDSPI16\_WR" has to be sent to EP0F endpoint and 64 bytes response packet has to be read from EP8F endpoint. Write example writes 0x1234 value to 0x00DF address. This register is currently reserved and has no dedicated function.

Request – USB3.0 writes 64B to EP0F:

Address	
0000	55 00 01 00 00 00 00 00 DF 12 34 00 00 00 00
0010	00 00 00 00 00 00 00 00 00 00 00 00 00
0020	00 00 00 00 00 00 00 00 00 00 00 00 00
0030	00 00 00 00 00 00 00 00 00 00 00 00 00
Response – USB3.0	nost reads 64B from EP8F:

Address	
0000	55 01 01 00 00 00 00 00 00 00 00 00 00 00
0010	00 00 00 00 00 00 00 00 00 00 00 00 00
0020	00 00 00 00 00 00 00 00 00 00 00 00 00
0030	00 00 00 00 00 00 00 00 00 00 00 00 00

#### 4.2 Accessing LMS7002M registers

Configuration memory which is inside LMS7002M can be accessed using USB3.0 host via EP02 and EP82 endpoints. See **LMS64C\_protocol** document for protocol structure and description of commands used in examples. Registers map of LMS7002M can be found in <u>LMS7002M – Multi-Band</u>, <u>Multi-Standard MIMO</u>, <u>Programming and Calibration Guide</u>.

**Read** – 64byte packet containing request command "CMD\_LMS7002\_RD" has to be sent to EP02 endpoint and 64 bytes response packet has to be read from EP82 endpoint. Read example reads 0x0020 address register value, which is 0xFFFF by default.

Request – USB3.0 writes 64B to EP0F:

```
Address
  0000
        22 00 01 00 00 00 00 00 00 20 00 00 00 00 00 00
  0010
        0020
  0030
        Response – USB3.0 host reads 64B from EP8F:
  Address
  0000
        22 01 01 00 00 00 00 00 00 00 FF FF 00 00 00 00
  0010
        0020
        0030
```

**Write** – 64byte packet containing request command "CMD\_LMS7002\_WR" has to be sent to EP02 endpoint and 64 bytes response packet has to be read from EP8F endpoint. Write example writes 0xE4E4 value to 0x0024 address.

```
Request – USB3.0 writes 64B to EP0F:
```

```
Address
  0000
      21 00 01 00 00 00 00 00 00 24 E4 E4 00 00 00 00
      0010
      0020
      0030
Response – USB3.0 host reads 64B from EP8F:
  Address
  0000
      0010
      0020
  0030
```

## 4.3 Periphery control

**LED control -** modify FPGA register as showed in **Table 26** to turn on and change colour of FPGA LED.

Table 26 FPGA\_LED2 control example

N	CMD	Address (HEX)	Value (HEX)	Description
1	WR	001A	0001	Override FPGA_LED control
2	WR	001A	0003	Turn on FPGA_LED_R (red is on, green - off)
3	WR	001A	0005	Turn on FPGA_LED_G (green is on, red - off)

#### 4.4 Configuring FPGA PLL module

To configure PLL of pll\_top module LMS7002M chip has to be already configured and valid clock sources provided to LMS\_MCLK2 pins. For LMS7002M chip configuration see chapter 4.2 Accessing LMS7002M registers.

Configuration of pll\_top module can be done by accessing FPGA registers see chapter **4.1** Accessing FPGA registers. For register description see chapter **3.3 Softcore processor** – nios\_cpu.

PLL output frequency F<sub>out</sub> can be calculated using following equation:

$$F_{ref} = \frac{F_{in}}{N} \qquad (1); \qquad F_{VCO} = F_{ref} * M \qquad (2); \qquad F_{out} = \frac{F_{VCO}}{C} \qquad (3);$$

where  $F_{ref}$  - PLL reference frequency,  $F_{VCO}$  - VCO frequency,  $F_{OUT}$  - Output frequency. See MAX 10 <u>datasheet</u> for allowed frequency ranges.

#### 4.4.1 PLL module – RX clock configuration (auto phase shift mode)

This example assumes that LMS7002M chip is already configured, outputs 15.36 MHz clock on LMS\_MCLK2 pin and LMS\_DIQ2 interface outputs constant IQ values (I=0xAAA, Q=0x555). See **Table 27** for configuration sequence.

Table 27 rxpll\_top configuration sequence in auto phase shift mode

		Address	Value	
N	CMD	(HEX)	(HEX)	Description
1	WR	0005	0000	Turn off direct clocking
2	WR	0025	01F0	Set PLL parameters
	WR	0023	0000	Set PLL index to 0 and rest bits to zero
	WR	0023	0000	Set PLL index to 0 and rest bits to zero
				N, M division bypass and odd division values. N,
3	WR			M division is not bypassed, odd division values
		0026	0000	disabled
	WR	002A	0202	N, count value = $0x02 + 0x02 = 0x04$ (4 DEC)

	WR	002B	5050	M count value = $0x50 + 0x50 = 0xA0$ (160 DEC)
	WR	002E	1414	C0 count value = $0x14 + 0x14 = 0x28$ (40 DEC)
	WR	002F	1414	C1 count value = $0x14 + 0x14 = 0x28$ (40 DEC)
	WR	0030	1414	C2 count value = 0x14 + 0x14 = 0x28 (40 DEC)
	WR	0031	1414	C3 count value = $0x14 + 0x14 = 0x28$ (40 DEC)
	WR	0027	5500	Counter C0-C7 bypass and odd division control bits. C0, C1, C2, C3 not bypassed, others bypassed. C0, C1, C2, C3 odd division values disabled, others not enabled.
	WR	0028	5555	Counter C7-C15 bypass and odd division control bits. All counters are bypassed.
	WR	0023	0001	Trigger reconfiguration for PLL index 0.
		0023	6500	Release PLL reconfiguration bit, set PLL index - 0, cnt index - 5, phase shift - up, phase shift mode - auto
4	WR	0024	013F	Phase shift value = 0x013F (319 DEC), represents 360 degrees (range in which auto phase shift is executed)
		0023	6502	Trigger auto phase shift for PLL index 0, cnt index 5, phase shift - up, phase shift mode - auto
	RD	0021		Read PLL configuration status register and wait for configuration done (0x0005)
5	WR	0023	6500	Release PLL phase shift bit, set PLL index - 0, cnt index - 5, phase shift - up, phase shift mode - auto

#### 4.4.2 PLL module – TX clock configuration (auto phase shift mode)

This example assumes that LMS7002M chip is already configured, outputs 15.36MHz clock on LMS\_MCLK2 pin, LimeLight digital loopback is enabled and FPGA RX clock is already configured. See **Table 28** for configuration sequence.

Table 28 txpll\_top configuration sequence in auto phase shift mode

N	CMD	Address (HEX)	Value (HEX)	Description
1	WR	000A	0000	Stop RX TX stream, clear test pattern bits
2	WR	000A	0200	Enable TX test pattern
3	WR	0005	0000	Turn off direct clocking
4	WR	0025	01F0	Set PLL parameters
4	WR	0023	0000	Set PLL index to 0 and rest bits to zero
5	WR	0023	0000	Set PLL index to 0 and rest bits to zero
	WR	0026	0000	N, M division bypass and odd division values. N, M division is not bypassed, odd division values disabled
	WR	002A	0202	N, count value = $0x02 + 0x02 = 0x04$ (4 DEC)
	WR	002B	5050	M count value = $0x50 + 0x50 = 0xA0$ (160 DEC)
	WR	002E	1414	C0 count value = $0x14 + 0x14 = 0x28$ (40 DEC)
	WR	002F	1414	C1 count value = 0x14 + 0x14 = 0x28 (40 DEC)
	WR	0030	1414	C2 count value = 0x14 + 0x14 = 0x28 (40 DEC)
	WR	0031	1414	C3 count value = $0x14 + 0x14 = 0x28 (40 DEC)$

	WR	0027	5500	Counter C0-C7 bypass and odd division control bits. C0, C1, C2, C3 not bypassed, others bypassed. C0, C1, C2, C3 odd division values disabled, others - disabled.
	WR	0028	5555	Counter C7-C15 bypass and odd division control bits. All counters are bypassed.
6	WR	0023	6300	Release PLL reconfiguration bit, set PLL index - 0, cnt index - 3, phase shift - up, phase shift mode - auto
	WR	24	013F	Phase shift value = 0x013F (319 DEC), represents 360 degrees (range in which auto phase shift is executed)
	WR	23	6302	Trigger auto phase shift for PLL index 0, cnt index 3, phase shift - up, phase shift mode - auto
	RD	21		Read PLL configuration status register and wait for configuration done (0x0005)
7	WR	23	6300	Release PLL phase shift bit, set PLL index - 0, cnt index - 3, phase shift - up, phase shift mode - auto

## 4.5 Controlling TX and RX data stream

Data stream can be enabled when LMS7002M chip and FPGA PLL modules are configured. See chapters **4.2 Accessing LMS7002M registers** and **4.4 Configuring FPGA PLL module.** 

To enable TX and RX data stream – follow FPGA register write sequence described in Table 29.

Table 29 enabling TX and RX data stream

N	CMD	Address (HEX)	Value (HEX)	Description
1	WR	000A	0000	Stop data stream
2	WR	0009	0000	Clear packet loss and reset timestamp bits.
3	WR	0009	0003	Clear packet loss flag and reset timestamp.
4	WR	0009	0000	Clear packet loss and reset timestamp bits.
5				Reset USB3.0 EP02 end EP82. endpoints (Use CMD_STREAM_RST command)
6	WR	0008	102	Set sample width -12, mode - TRXIQ, DDR - enabled, TRXIQ_PULSE mode - disabled, packet synchronization - enabled
7	WR	0007	0001	Set active channels - 1
8	WR	000A	0001	Start stream

To disable TX and RX data stream – follow FPGA register write sequence described in Table 30.

Table 30 disabling TX and RX data stream

N	CMD	Address (HEX)	Value (HEX)	Description
1	WR	000A	0000	Stop data stream

