
Lime Microsystems Limited

Surrey Technology Centre Occam Road The Surrey Research Park Guildford, Surrey GU2 7YG United Kingdom





LimeSDR-USB

- FPGA Gateware Description-

Version: 1.0 Last modified: 12/07/2018

REVISION HISTORY

The following table shows the revision history of this document:

Date	Version	Description of Revisions
12/07/2018	1.0	Initial version

Table of Contents

R	REVISION HISTORY	2
1	INTRODUCTION	4
2	FPGA GATEWARE FEATURES	5
3	GATEWARE DESCRIPTION	6
3.1	Main block diagram	6
3.2		
5.2		
3.3	_ '	8
	3.3.1 Registers of fpgacfg module	
_	3.3.2 Registers of pllcfg module	
	3.3.3 Registers of tstcfg module	
3.	3.3.4 Registers of periphcfg module	19
3.4	FX3 Slave FIFO interface – FX3_slaveFIFO5b	21
	-	
3.5	LMS7002 Receive and transmit interface – rxtx_top	23
3.	3.5.1 Receive interface – rx_path_top	27
3.	3.5.2 Transmit interface – tx_path_top	28
3.	3.5.3 Waveform player – wfm_player_top	30
3.6	General periphery – general_periph_top	30
5.0		
3.7	PLL module – pll_top	33
3.8	Board test module – tst_top	37
5.0	Bourd test module est_top	
4	EXAMPLES	39
4.1	Accessing FPGA registers	39
4.2	Accessing LMS7002M registers	40
4.3	Periphery control	40
4.4	Configuring FPGA PLL module	41
4	4.4.1 RX PLL module - rxpll_top configuration (auto phase shift mode)	41
4.	4.4.2 TX PLL module - txpll_top configuration (auto phase shift mode)	42
4.5	Controlling TX and RX data stream	43
4.6	Using WFM player	

1 Introduction

This document contains functional description of FPGA gateware project suited for LimeSDR-USB board.

FPGA project - LimeSDR-USB_lms7_trx project can be downloaded from GitHub repository (https://github.com/myriadrf/LimeSDR-USB_GW).

Required hardware – LimeSDR-USB v1.4 board.

Development software – project is created with Altera Quartus prime, Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition with Cyclone IV device support. Mentioned software edition is free and can be downloaded from (https://www.altera.com). Although other Altera Quartus prime software versions supporting Cyclone IV family might work as well but it is recommended to use same version as project was created.

2 FPGA gateware features

Gateware contains following features:

- Interface to LMS7002 LimeLightTM digital IQ interface in TRXIQ double data rate mode;
- Real time data transfer between PC and LMS7002 chip.
- Connection to FX3 Slave FIFO interface for transferring data through USB3.0.
- TX samples synchronization with RX samples time stamp;
- SPI connection between LMS7002 chip and other on-board devices;
- WFM player which enables to load waveform to external DDR2 memory from USB3.0 host and translate to LMS7002 RXIQ interface.
- Reconfigurable PLL blocks for LMS7002 clocking.
- Internal SPI registers for FPGA control.



3 Gateware description

This chapter describes main modules of LimeSDR-USB_lms7_trx project.

3.1 Main block diagram

Cyclone IV FPGA provides GPIF II interface with FX3 USB3.0 controller. There are two endpoints (EP0F and EP8F) implemented for control data and two endpoints for stream data (EP01 and EP81). Control endpoints are connected to NIOS II softcore processor which provides SPI and I2C communication interfaces for LMS7002M chip, TCXO DAC, ADF4002 phase detector, LM75 temperature sensor. NIOS also provides access to internal SPI configuration registers. Stream endpoints are dedicated for receiving and sending IQ data from/to LMS7002M. **Figure 1** contains top block diagram with main modules. Description of main FPGA instances can be found in **Table 1**.




Figure 1 Top block diagram

Table 1 Description of main instances

Instance	Description
nios_cpu	NIOS II softcore processor with memory registers. Provides periphery
	control. See 3.3 Softcore processor – nios_cpu.
FX3_slaveFIFO5b_top	Provides data transfer between external FX3 SuperSpeed USB 3.0
	peripheral controller and FPGA. See 3.4 FX3 Slave FIFO interface –
	FX3_slaveFIFO5b.
rxtx_top	Receive and transmit logic between FPGA and external LMS7002
	transceiver. See 3.5 LMS7002 Receive and transmit interface –
	rxtx_top.
general_periph_top	Control module for onboard periphery such as LEDs, GPIO, FAN. See 3.6
	General periphery – general_periph_top.
pll_top	Module provides required clocks for rxtx_top module. See 3.7 PLL
	module - pll_top
tst_top	Board test logic to test external DDR2 memory and external clocks. See
	3.8 Board test module – tst_top.

3.2 Clock network

Figure 2 shows dataflow between main modules and clocking scheme. More details can be found in Table 2.




Figure 2 Gateware clock network

Table 2 Clock network description

Clock name	Frequency, MHz	Description
LMS_MCLK1	Configurable	Sample clock from LMS7002M IC. Used as a reference clock for TXPLL.
LMS_MCLK2	Configurable	Sample clock from LMS7002M IC. Used as a reference clock for RXPLL.
LMS_FCLK1	Configurable	Sample clock, LMS7002M IC latches LMS_DIQ1 bus signals using this clock.
LMS_FCLK2	Configurable	Not used
txpll_c1	Configurable	FPGA launches LMS_DIQ1 bus signals using this clock. Used for clocking FPGA TX modules.
rxpll_c1	Configurable	FPGA latches LMS_DIQ2 bus signals using this clock. Used for clocking FPGA RX modules.
LMK_CLK	30.72	Reference clock from LMK00105 clock buffer.
FX3_PCLK	100	FX3 USB3.0 GPIF II interface clock.
SI_CLK0	27	Used for DDR2_1 memory controller as a reference clock for controller PLL.
SI_CLK1	27	Used for DDR2_2 memory controller as a reference clock for controller PLL.
SI_CLK2	27	Connected only to tst_top module

Clock name	Frequency, MHz	Description
SI_CLK3	27	
SI_CLK5	27	
SI_CLK6	27	
SI_CLK7	27	7

3.3 Softcore processor – nios_cpu

Figure 3 shows block diagram of nios_cpu module. This module contains softcore ALTERA NIOS II CPU and user accessible configuration registers for other modules. More detailed description can be found in **Table 3**. Module generic parameters are explained in **Table 4** and ports are described in **Table 5**.




Figure 3 nios_cpu block diagram

Table 3 Description of nios_cpu instances

Instance	Description
lms_ctr	NIOS II softcore processor instance. Processor constantly monitors input FIFO buffer connected to <i>exfifo_if</i> ports and reads one packet containing 64 bytes. See LMS64C control protocol document for protocol description and command list. NIOS CPU executes received command and writes 64 bytes response packet to FIFO buffer connected to <i>exfifo_of</i> ports.
cfg_top	Wrapper module for SPI configuration registers.
fpgacfg	General configuration 32x16b addressable registers. Address range 0x0000 - 0x001F. See Table 6 for register description.
pllcfg	PLL configuration registers. Address range 0x0020 - 0x003F. See Table 7 for register description.
tstcfg	Test module configuration registers. Address range 0x0060 - 0x007F. see Table 8 for register description.
periphcfg	Peripheral configuration registers. Address range 0x0020 - 0x003F. See Table 9 for register description.

Table 4 nios_cpu module parameters

Parameter	Туре	Default	Description			
Start address of SPI registers						
FPGACFG_START_ADDR	integer	0				
PLLCFG_START_ADDR	integer	32	Start address of SPI register modules. Has to be			
TSTCFG_START_ADDR	integer	64	multiple of 32			
PERIPHCFG_START_ADDR	integer	192				

Table 5 nios_cpu module ports

Tubic c mos_cpu mount ports	able 5 mos_cpu module por is						
Port	Type	Width	Description				
clk	in	1	Free running clock. 100MHz				
reset_n	in	1	Asynchronous, active low reset				
	Control data FIFO						
exfifo if d	in	32	External control input FIFO data				
exfifo_if_rd	out	1	External control input FIFO read request				
exfifo_if_rdempty	in	1	External control input FIFO read empty				
exfifo_of_d	out	32	External control output FIFO data				
exfifo_of_wr	out	1	External control output FIFO write request				
exfifo_of_wrfull	in	1	External control output FIFO write full				
			External control output FIFO reset request, active				
exfifo_of_rst	out	1	high				
			SPI 0				
spi_0_MISO	in	1	SPI 0 master input				
spi_0_MOSI	out	1	SPI 0 master output				
spi_0_SCLK	out	1	SPI 0 clock				
			SPI 0 slave select. spi_0_SS_n[0] - connected to				
spi_0_SS_n	out	5	LMS7002, spi_0_SS_n[1] - to internal SPI modules				
	SPI 1						
spi_1_MOSI	out	1	SPI 1 master output				

Port	Туре	Width	Description				
spi 1 SCLK	out	1	SPI 1 clock				
spi_1_SS_n	out	2	SPI 1 slave select. spi_1_SS_n[0] - connected to onboard TCXO DAC, spi_1_SS_n[1] - to phase detector ADF4002				
I2C							
i2c_scl	inout	1	I2C bus clock, connected to temperature sensor and EEPROM memory.				
i2c sda	inout	1	I2C bus data, connected to temperature sensor and EEPROM memory.				
		Genera	l purpose I/O				
gpi	in	8	Not used				
gpo	out	8	gpo[0] - indicates NIOS activity. 0 - Idle, 1 - Busy. gpo[7-1] - not used				
		LMS7	002 control				
lms_ctr_gpio	out	4	lms_ctr_gpio[0] - LMS7002 reset. lms_ctr_gpio[3-1] - not used				
	Configuration registers						
from_fpgacfg	out	512					
to_fpgacfg	in	512					
from_pllcfg	out	512					
to_pllcfg	in	512	Input/output ports from/to SPI configuration				
from_tstcfg	out	512	registers				
to_tstcfg	in	512					
to_tstcfg_from_rxtx	in	512					
to_periphcfg	in	512					
from_periphcfg	out	512					

3.3.1 Registers of fpgacfg module

Table 6 Register description of fpgacfg module

Address	Def.	Bits	of fpgacfg module Name	Description			
11dd1 ess	value	Dits	Tune	Description			
0x0000				Board identification number			
UXUUUU		15-0	Board ID	LimeSDR-USB (Default 000E)			
0x0001		Gateware version control					
0.00001		15-0	GW_VER	Gatewate version number			
0x0002				ateware revision control			
		15-0	GW_REV	Gateware revision number			
		15.7		Board version control			
0x0003		15-7 6-4	Reserved BOM_VER	Bill of material version			
		3-0	HW_VER	Hardware version.			
0x0004	0000	15-0	Reserved	Hardware version.			
0.0004	0000	13-0		selection for TX and RX interfaces			
		15-2	Reserved	Selection for 12x and 12x interfaces			
		10.2	Tropor you	RX clk:			
		1		0 - PLL source (Default)			
0x0005	0000		DDCCT CLIC EN	1 - Direct clock source			
			DRCT_CLK_EN	TX clk:			
		0		0 - PLL source (Default)			
				1 - Direct clock source			
0x0006	0000	15-0	Reserved	The state of the s			
		15-10	Reserved RX 1	TX MIMO Channel control			
		15-10	Reserved	TX ch. 1:			
		9		0 - Disabled			
		9		1 - Enabled (Default)			
			CH_EN	TX ch. 0:			
		8		0 - Disabled			
0x0007	0303			1 - Enabled (Default)			
		7-2	Reserved				
				RX ch. 1:			
		1		0 - Disabled			
			CH_EN	1 - Enabled (Default)			
			CH_EA	RX ch. 0:			
		0		0 - Disabled			
				1 - Enabled (Default)			
		15 11		DIQ interface control			
		15-11	Reserved DIP EN	Not used			
		10	DLB_EN	Packets synchronization using timestamps:			
		9	SYNCH_DIS	0 - Enabled			
				1 - Disabled (Default)			
				MIMO mode:			
		8	MIMO_INT_EN	0 - Disabled			
			_	1 - Enabled (Default)			
				TRXIQ_pulse mode:			
0x0008	0102	7	TRIQ_PULSE	0 - OFF (Default)			
030008	0102			1 - ON			
				DIQ interface mode:			
		6	DDR_EN	0 - SDR			
				1 - DDR (Default)			
				Limelight port mode:			
		5	MODE	0 - TRXIQ (Default)			
		4.2	Decembed.	1 - JESD207 (Currently not implemented)			
Ì		4-2	Reserved	Interface comple width calcutions			
		1.0	SMDI WIDTH	Interface sample width selection: "10" - 12bit (Default)			
		1-0	SMPL_WIDTH	"01" - Do not use			
	l	1	l .	01 - DO HOLUSE			

Address	Def. value	Bits	Name	Description
				"00" - 16bit
				Packet control
		15-2	Reserved	
0x0009	0003	1	TXPCT_LOSS_CLR	TX packets dropping flag clear: 0 - Normal operation (Default) 1 - Rising edge clears flag
		0	SMPL_NR_CLR	Reset timestamp: 0 - Normal operation (Default) 1 - Timestamp is cleared
				X and TX module control
		15-10	Reserved	
		9	TX_PTRN_EN	Test pattern on TX: 0 - Disabled (Default) 1 - Enabled
0x000A	0000	8	RX_PTRN_EN	Test pattern on RX: 0 - Disabled (Default) 1 - Enabled
0.1000/1	3000	7-2	Reserved	
		1	TX_EN	TX chain: 0 - Disabled (Default) 1 - Enabled
		0	RX_EN	RX chain: 0 - Disabled (Default) 1 - Enabled
0x000B	0000	15-0	Reserved	
				WFM player control 1
		15-2	Reserved	
0x000C	0003	1	WEM CH EN	WFM ch.1: 0 - Disabled 1 - Enabled (Default)
		0	WFM_CH_EN	WFM ch.0: 0 - Disabled 1 - Enabled (Default)
				WFM player control 2
		15-3	Reserved	
0x000D	0001	2	WFM_LOAD	WFM player file load: 0 to 1 transition starts WFM file loading 0 - WFM file loading disabled (Default)
		1	WFM_PLAY	WFM player loaded file play enable: 0 - Disabled 1 - Enabled (Default)
		0	Reserved	
				WFM player control 3
		15-2	Reserved	
0x000E	0002	1-0	WFM_SMPL_WIDTH	WFM player sample width control: "10" - 12bit, (Default) "01" - Do not use "00" - 16bit
0x000F	0000	15-0	Reserved	
0x0010	0000	15-0	Reserved	
0x0011	0000	15-0	Reserved	
				Controlled SPI enable
		15-8	Reserved]
		7	SPI_SS7	1
		6	SPI_SS6	1
0x0012	FFFF	5	SPI_SS5	.
		4	SPI_SS4	Not used
		3	SPI_SS3	-
			SPI_SS2	
	-	0	SPI_SS1	1
		U	SPI_SS0	_

Address	Def. value	Bits	Name	Description
				IS7002 MISC pin control
		15	Reserved	
		14	LMS2_RXEN	
		13	LMS2_TXEN	
		12	LMS2_TXNRX2	
		11	LMS2_TXNRX1	Not used
		10	LMS2_CORE_LDO_EN	
		9	LMS2_RESET	
		8	LMS2_SS	
		7	Reserved	
		6	LMS1_RXEN	RX hard enable: 0 - Disabled 1 - Enabled (Default)
0x0013	6F6F	5	LMS1_TXEN	TX hard enable: 0 - Disabled 1 - Enabled (Default)
		4	LMS1_TXNRX2	Port 2 mode selection: 0 - TXIQ (Default) 1 - RXIQ
		3	LMS1_TXNRX1	Port 1 mode selection: 0 - TXIQ 1 - RXIQ (Default)
		2	LMS1_CORE_LDO_EN	Internal LDO control: 0 - Disabled (Default) 1 - Enabled
	1		LMS1_RESET	Hardware reset: 0 - Reset activated 1 - Reset inactive (Default)
		0	LMS1_SS	Not used
0x0014	0000	15-0	Reserved for lms3_4	
0x0015	0000	15-0	Reserved for lms5-6	
0x0016	0000	15-0	Reserved for lms7-8	
				IO for external periphery
		15-14	Reserved	
		13	GPIO13	
		12	GPIO12	
		11	GPIO11	
		10	GPIO10	Not used
		9	GPIO9	
		8	GPIO8	
		7	GPIO7	
1				Ch. B shunt:
		6	GPIO6	0 - Disabled
		6		0 - Disabled 1 - Enabled (Default)
		6	GPIO6	0 - Disabled
0×0017	0000	5		0 - Disabled 1 - Enabled (Default)
0x0017	0000		GPIO6	0 - Disabled 1 - Enabled (Default) Ch. B attenuator 0 - Disabled (Default) 1 - Enabled
0x0017	0000		GPIO6	0 - Disabled 1 - Enabled (Default) Ch. B attenuator 0 - Disabled (Default)
0x0017	0000		GPIO6	0 - Disabled 1 - Enabled (Default) Ch. B attenuator 0 - Disabled (Default) 1 - Enabled
0x0017	0000	5	GPIO6 GPIO5 GPIO4	0 - Disabled 1 - Enabled (Default) Ch. B attenuator 0 - Disabled (Default) 1 - Enabled RF loopback ch. B: 0 - Disabled (Default) 1 - Enabled
0x0017	0000	5	GPIO5	0 - Disabled 1 - Enabled (Default) Ch. B attenuator 0 - Disabled (Default) 1 - Enabled RF loopback ch. B: 0 - Disabled (Default) 1 - Enabled Reserved
0x0017	0000	5 4 3	GPIO6 GPIO5 GPIO4 GPIO3	0 - Disabled 1 - Enabled (Default) Ch. B attenuator 0 - Disabled (Default) 1 - Enabled RF loopback ch. B: 0 - Disabled (Default) 1 - Enabled Reserved Ch. A shunt:
0x0017	0000	5	GPIO6 GPIO5 GPIO4	0 - Disabled 1 - Enabled (Default) Ch. B attenuator 0 - Disabled (Default) 1 - Enabled RF loopback ch. B: 0 - Disabled (Default) 1 - Enabled Reserved Ch. A shunt: 0 - Disabled
0x0017	0000	5 4 3	GPIO6 GPIO5 GPIO4 GPIO3	0 - Disabled 1 - Enabled (Default) Ch. B attenuator 0 - Disabled (Default) 1 - Enabled RF loopback ch. B: 0 - Disabled (Default) 1 - Enabled Reserved Ch. A shunt:
0x0017	0000	5 4 3	GPIO6 GPIO5 GPIO4 GPIO3	0 - Disabled 1 - Enabled (Default) Ch. B attenuator 0 - Disabled (Default) 1 - Enabled RF loopback ch. B: 0 - Disabled (Default) 1 - Enabled Reserved Ch. A shunt: 0 - Disabled
0x0017	0000	5 4 3	GPIO6 GPIO5 GPIO4 GPIO3	0 - Disabled 1 - Enabled (Default) Ch. B attenuator 0 - Disabled (Default) 1 - Enabled RF loopback ch. B: 0 - Disabled (Default) 1 - Enabled Reserved Ch. A shunt: 0 - Disabled 1 - Enabled (Default)
0x0017	0000	5 4 3 2	GPIO6 GPIO5 GPIO4 GPIO3 GPIO2	0 - Disabled 1 - Enabled (Default) Ch. B attenuator 0 - Disabled (Default) 1 - Enabled RF loopback ch. B: 0 - Disabled (Default) 1 - Enabled Reserved Ch. A shunt: 0 - Disabled 1 - Enabled (Default) Ch. A attenuator: 0 - Disabled (Default) 1 - Enabled (Default)
0x0017	0000	5 4 3 2	GPIO6 GPIO5 GPIO4 GPIO3 GPIO2	0 - Disabled 1 - Enabled (Default) Ch. B attenuator 0 - Disabled (Default) 1 - Enabled RF loopback ch. B: 0 - Disabled (Default) 1 - Enabled Reserved Ch. A shunt: 0 - Disabled 1 - Enabled (Default) Ch. A attenuator: 0 - Disabled (Default) 1 - Enabled (Default) RF loopback ch. A:
0x0017	0000	5 4 3 2	GPIO6 GPIO5 GPIO4 GPIO3 GPIO2	0 - Disabled 1 - Enabled (Default) Ch. B attenuator 0 - Disabled (Default) 1 - Enabled RF loopback ch. B: 0 - Disabled (Default) 1 - Enabled Reserved Ch. A shunt: 0 - Disabled 1 - Enabled (Default) Ch. A attenuator: 0 - Disabled (Default) 1 - Enabled (Default)
0x0017	0000	5 4 3 2	GPIO6 GPIO5 GPIO4 GPIO3 GPIO2 GPIO1	0 - Disabled 1 - Enabled (Default) Ch. B attenuator 0 - Disabled (Default) 1 - Enabled RF loopback ch. B: 0 - Disabled (Default) 1 - Enabled Reserved Ch. A shunt: 0 - Disabled 1 - Enabled (Default) Ch. A attenuator: 0 - Disabled (Default) The control of the cont

Address	Def. value	Bits	Name	Description						
		0	DEV_CTRL0	Not used						
0x0019		15-0	Reserved							
		Onboard led control								
		15	Reserved							
		14	Reserved							
		13	Reserved							
		12	Reserved							
		11	Reserved Reserved							
		10 9	Reserved							
		8	Reserved							
		7	Reserved							
		/	Reserved	Green LED2 control, do not turn on while red LED2 is on:						
		6	FPGA_LED2_G	0 - OFF (Default) 1 - ON						
0x001A	0000	5	FPGA_LED2_R	Red LED2 control, do not turn on while green LED2 is on: 0 - OFF (Default)						
				1 - ON						
			TREE CENT	LED2 control override:						
		4	FPGA_LED2_OVRD	0 - OFF (Default)						
		2	Descried	1 - ON						
		3	Reserved FPGA_LED1_G	Green LED1 control, do not turn on while red LED1 is on:						
		2		0 - OFF (Default)						
		2		1 - ON						
		1	FPGA_LED1_R	Red LED1 control, do not turn on while green LED1 is on: 0 - OFF (Default)						
				1 - ON						
				LED1 control override:						
		0	FPGA_LED1_OVRD	0 - OFF (Default)						
				1 - ON						
		15-8	Reserved							
		7	Reserved							
		6	Reserved							
0.0015	0000	5	Reserved							
0x001B	0000	4	Reserved							
		3 2	Reserved Reserved							
		1	Reserved							
		0	Reserved							
		15-3	Reserved	Onboard led control						
		100		Green FX3 control, do not turn on while red FX3 is on:						
		2	FX3_LED_G	0 - OFF (Default)						
				1 - ON						
0x001C	0000			Red FX3 control, do not turn on while green FX3 is on:						
0.0010	0000	1	FX3_LED_R	0 - OFF (Default)						
				1 - ON						
				FX3 control override:						
		0	FX3_LED_OVRD	0 - OFF (Default)						
0.0015	0000	15.0	D 1	1 - ON						
0x001D	0000	15-0	Reserved							
0x001E	0000	15-0	Reserved							
0x001F	UUUU	15-0	Reserved	l .						

3.3.2 Registers of pllcfg module

Table 7 Register description of pllcfg module

Mart	Table 7 Reg	Table 7 Register description of pllcfg module					
December 2002 December 2003 December 2003 December 2003 December 2004 December 2003 December 2004 December 2003 December 2004 December 2004 December 2004 December 2003 December 2004 December 200	Address		Bits	Name	Description		
Date							
0x0021 0x001 0x001 0x001 0x0022 0x0024 0x0025 0x0024 0x0025 0x0024 0x0025 0x0025 0x0024 0x0025 0x00	0x0020	0000	15-0	Reserved			
					PLL configuration status		
0x0021 0x0021 0x0021 0x0022 0			15-4	Reserved			
0x0021 0x001 0x001 0x0022 0x0023 0x0023 0x0023 0x0023 0x0023 0x0023 0x0024 0x0024 0x0024 0x0025 0x0024 0x0026 0x0			3	AUTO_PHCFG_ERR			
0x0021							
1			_				
Description	0x0021	0001	2	AUTO_PHCFG_DONE			
1							
1 - Bissy PLL configuration status:				DIIGN			
Description			1	BUSY			
0 DONE 0 - Not done 1 - Done							
1 - Done			0	DONE			
15-2 Reserved RX PLL: 0 - No lock 1 - Locked TX PLL: 0 - No lock 1 - Locked TX PLL: 0 - No lock 1 - Locked TX PLL: 0 - No lock 1 - Locked TX PLL: 0 - No lock 1 - Locked TX PLL: 0 - No lock 1 - Locked TX PLL: 0 - No lock 1 - Locked TX PLL: 0 - No lock 1 - Locked PLL phase configuration mode: 0 - Manual 1 - AUTO Phase shift direction: 0 - Down 1 - Up Phase shift direction: 0 - Down 1 - Up Phase shift: 0000 - All output counters 0010 - M counter 0011 - CO counter 0			U	DONE			
15-2 Reserved RX PLL: 0 - No lock 1 - Locked TX PLL: 0 - No lock 1 - Locked 1							
0x0022 0x002 1			15-2	Reserved	1 LL lock status		
0x0022			13-2	Reserved	DA bi i ·		
Description			1				
PLL_LOCK	0x0022	0000	1				
0				PLL_LOCK			
1 - Locked PLL control			0				
15							
15							
14			15	Reserved			
14					PLL phase configuration mode:		
1 - AUTO			14	PHCFG_MODE			
13					1 - AUTO		
1 - Up			13	PHCFG_UpDn	Phase shift direction:		
12-8 CNT_IND Counter index for phase shift: 0000 - All output counters 0001 - M counter 0010 - CO counter 0011 - CI counter 0000 - TX PLL 0000 - TX PLL 0000 - TX PLL 0001 - RX PLL Do not use other index values Reset bit for PLL: 0 - Reset inactive 0 to 1 transition triggers reset for PLL with selected index Phase shift start: 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes PLL reconfiguration start: 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes PLL reconfiguration start: 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes PLL reconfiguration start: 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes PLL reconfiguration settings CNT_PHASE Counter phase value Cunter phase value Cunt					0 - Down		
0x0023					1 - Up		
0x0023 0x0023 0x0023 0x0023 0x0024 0x0024 0x0025 0x0025 0x0024 0x0026 0x0027 0x0027 0x0027 0x0027 0x0028 0x0029 0x0029 0x0029 0x0029 0x0029 0x0020 0x0020					Counter index for phase shift:		
0x0023			12-8	CNT_IND	0000 - All output counters		
0x0023 0000 7-3 PLL_IND PLL_IND PLL_IND PLL index for reconfiguration: 0000 - TX PLL 0001 - RX PLL Do not use other index values Reset bit for PLL: 0 - Reset inactive 0 to 1 transition triggers reset for PLL with selected index Phase shift start: 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes PLL reconfiguration start: 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes PLL reconfiguration start: 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes 0 to 1 - transition triggers phase shift process for PLL with selected indexes 15					0001 - M counter		
0x0023 0x0023 7-3 PLL_IND PLL_IND PLL index for reconfiguration: 0000 - TX PLL 0001 - RX PLL Do not use other index values Reset bit for PLL: 0 - Reset inactive 0 to 1 transition triggers reset for PLL with selected index Phase shift start: 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes PLL reconfiguration start: 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes 0x0024 0x0024 0x0025 0x0025 0x0025 0x0026 0x0027 0x0028 0x0028 0x0029 0x0029 0x0029 0x0029 0x0029 0x0020 0					0010 - C0 counter		
0x0025 PLL_IND 0000 - TX PLL 0001 - RX PLL Do not use other index values Reset bit for PLL: 0 - Reset inactive 0 to 1 transition triggers reset for PLL with selected index Phase shift start: 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes PLL reconfiguration start: 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes PLL reconfiguration start: 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes 15-0 CNT_PHASE Counter phase value 15-0 CNT_PHASE Counter phase value 14-11 PLLCFG_BS Bandwidth setting (Not used) 10-8 CHP_CURR PLL charge Pump Current (1)							
0000 - TX PLL 0001 - RX PLL Do not use other index values Reset bit for PLL: 0 - Reset inactive 0 to 1 transition triggers reset for PLL with selected index Phase shift start: 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes PLL reconfiguration start: 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes PLL reconfiguration start: 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes 15 CNT_PHASE Counter phase value 15 Reserved 14-11 PLLCFG_BS Bandwidth setting (Not used) 10-8 CHP_CURR PLL charge Pump Current (1)	0x0023	0000	7-3	PLL IND			
0x0025 Do not use other index values							
PLLRST_START Reset bit for PLL: 0 - Reset inactive 0 to 1 transition triggers reset for PLL with selected index Phase shift start: 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes PLL reconfiguration start: 0 - Phase shift process inactive 0 - Phase shift process inactive 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes Ox0024 O000 PLLCFG_START Ox01 - transition triggers phase shift process for PLL with selected indexes Ox0024 O150 CNT_PHASE Counter phase value				7			
0 - Reset inactive 0 to 1 transition triggers reset for PLL with selected index Phase shift start: 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes PLL reconfiguration start: 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes PLL reconfiguration start: 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes 0 to 1 - transition triggers phase shift process for PLL with selected indexes 15-0 CNT_PHASE Counter phase value 15 Reserved 14-11 PLLCFG_BS Bandwidth setting (Not used) 10-8 CHP_CURR PLL charge Pump Current (1)							
0 to 1 transition triggers reset for PLL with selected index Phase shift start: 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes PLL reconfiguration start: 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes PLL reconfiguration start: 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes PLL reconfiguration start: 0 - Phase shift process inactive Counter phase shift process for PLL with selected indexes PLL reconfiguration start: 0 - Phase shift process inactive Counter phase shift process for PLL with selected indexes PLL reconfiguration start: 0 - Phase shift process inactive Counter phase shift process for PLL with selected indexes PLL reconfiguration start: 0 - Phase shift process inactive Counter phase shift process for PLL with selected indexes PLL reconfiguration start: 0 - Phase shift process inactive Counter phase shift process for PLL with selected indexes PLL reconfiguration start: 0 - Phase shift process inactive Counter phase shift process for PLL with selected indexes PLL reconfiguration start: 0 - Phase shift process inactive Counter phase shift process for PLL with selected indexes PLL reconfiguration start: 0 - Phase shift process inactive Counter phase shift process inactive Counter phase shift process inactive Details place and place				DI I DOT OT I DE			
Phase shift start: 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes PLL reconfiguration start: 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes 0 + PLL reconfiguration start: 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes PLL reconfiguration settings Counter phase value 15-0 CNT_PHASE Counter phase value 15 Reserved 14-11 PLLCFG_BS Bandwidth setting (Not used) 10-8 CHP_CURR PLL charge Pump Current (1)			2	PLLRST_START			
0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes PLL reconfiguration start: 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes 0 + PLLCFG_START 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes PLL reconfiguration settings 1 to 1 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes PLL reconfiguration settings Counter phase value 15-0 CNT_PHASE Counter phase value 15 Reserved 14-11 PLLCFG_BS Bandwidth setting (Not used) 10-8 CHP_CURR PLL charge Pump Current (1)					CC		
0 to 1 - transition triggers phase shift process for PLL with selected indexes PLL reconfiguration start: 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes 0x0024 0000 15-0 CNT_PHASE Counter phase value 15 Reserved 14-11 PLLCFG_BS Bandwidth setting (Not used) 10-8 CHP_CURR PLL charge Pump Current (1)			· ·				
0 PLLCFG_START 0 PLLCFG_START 0 PLL reconfiguration start: 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes 15-0 CNT_PHASE 15-0 CNT_PHASE Counter phase value 15 Reserved 14-11 PLLCFG_BS Bandwidth setting (Not used) 10-8 CHP_CURR PLL charge Pump Current (1)			1	PHCFG_START			
0 PLLCFG_START PLL reconfiguration start: 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes PLL reconfiguration settings PLL reconfiguration settings PLL reconfiguration triggers phase shift process for PLL with selected indexes PLL reconfiguration settings Counter phase value 15-0 CNT_PHASE Counter phase value 15 Reserved 14-11 PLLCFG_BS Bandwidth setting (Not used) 10-8 CHP_CURR PLL charge Pump Current (1)							
0 PLLCFG_START 0 - Phase shift process inactive 0 to 1 - transition triggers phase shift process for PLL with selected indexes PLL reconfiguration settings 15-0 CNT_PHASE Counter phase value 15 Reserved 14-11 PLLCFG_BS Bandwidth setting (Not used) 10-8 CHP_CURR PLL charge Pump Current (1)							
0x0024 0000							
indexes Ox0024 The indexes DX 0000 The indexes 15-0 CNT_PHASE Counter phase value 15 Reserved 14-11 PLLCFG_BS Bandwidth setting (Not used) 10-8 CHP_CURR PLL charge Pump Current (1)			0	PLLCFG_START	=		
0x0024 0000 FLL reconfiguration settings 15-0 CNT_PHASE Counter phase value 15 Reserved 15 14-11 PLLCFG_BS Bandwidth setting (Not used) 10-8 CHP_CURR PLL charge Pump Current (1)							
0x0024 0000 15-0 CNT_PHASE Counter phase value 0x0025 15 Reserved 15 Reserved 14-11 PLLCFG_BS Bandwidth setting (Not used) 10-8 CHP_CURR PLL charge Pump Current (1)	0.0024						
0x0025 15 Reserved 14-11 PLLCFG_BS Bandwidth setting (Not used) 10-8 CHP_CURR PLL charge Pump Current (1)	0x0024	0000	15-0	CNT_PHASE			
10-8 CHP_CURR PLL charge Pump Current (1)					-		
10-8 CHP_CURR PLL charge Pump Current (1)	0,,0025	0150	14-11	PLLCFG_BS	Bandwidth setting (Not used)		
	UXUU25	UIFU	10-8		PLL charge Pump Current (1)		
			7				

Address	Def. value	Bits	Name	Description
				0 = 2
			DILCEC LE DEC	1 = 1 PLL Loop filter resistance (1)
		6-2	PLLCFG_LF_RES PLLCFG_LF_CAP	PLL Loop filter capacitance (1)
		1-0 15-4	Reserved	PLL Loop filter capacitance "
		3	M_ODDDIV	
0x0026	0001	2	M_BYP	
0x0020	0001	1	N_ODDDIV	
		0	N_BYP	
		15	C7_ODDDIV	
		14	C7_BYP	
		13	C6_ODDDIV	
		12	C6_BYP	
		11	C5_ODDDIV	
		10	C5_BYP	
		9	C4_ODDDIV	
0x0027	555A	8	C4_BYP	
0x0027	333A	7	C3_ODDDIV	
		6	C3_BYP	
		5	C2_ODDDIV	
		4	C2_BYP	
		3	C1_ODDDIV	
		2	C1_BYP	Counter bypass and odd division control bits (1)
		1	C0_ODDDIV	
		0	C0_BYP	
		15 14	C15_ODDDIV C15_BYP	
		13	C14_ODDDIV	
		12	C14_ODDDIV	
		11	C13_ODDDIV	
		10	C13_BYP	
		9	C12_ODDDIV	
		8	C12_BYP	
0x0028	5555	7	C11_ODDDIV	
		6	C11_BYP	
		5	C10_ODDDIV	
		4	C10_BYP	
		3	C9_ODDDIV	~
		2	C9_BYP	
		1	C8_ODDDIV	
		0	C8_BYP	
0x0029		15-0	Reserved	
0x002A	0000	15-8 7-0	N_HCNT[15:8] N_LCNT[7:0]	N counter values (1)
		15-8	M_HCNT[15:8]	
0x002B	0000	7-0	M_LCNT[7:0]	M counter values (1)
0x002C	0000	15-0	M_FRAC[15:0]	
0x002D	0000	15-0	M_FRAC[31:16]	M fractional counter values (Only for fractional PLL) (1)
		15-8	C0_HCNT[15:8]	
0x002E	0000	7-0	C0_LCNT[7:0]	C0 counter values (1)
0.0025	0000	15-8	C1_HCNT[15:8]	
0x002F	0000	7-0	C1_LCNT[7:0]	C1 counter values (1)
0.0020	0000	15-8	C2_HCNT[15:8]	C2counter values (1)
0x0030	0000	7-0	C2_LCNT[7:0]	Czcounici values **
0x0031	0000	15-8	C3_HCNT[15:8]	C3 counter values (1)
0.00031	0000	7-0	C3_LCNT[7:0]	C5 Counter values V
0x0032	0000	15-8	C4_HCNT[15:8]	C4 counter values (1)
0.70032	0000	7-0	C4_LCNT[7:0]	C. Country ration
0x0033	0000	15-8	C5_HCNT[15:8]	C5 counter values (1)
		7-0	C5_LCNT[7:0]	
0x0034	0000	15-8	C6_HCNT[15:8]	C6 counter values (1)

Address	Def.	Bits	Name	Description
	value			
		7-0	C6_LCNT[7:0]	
0x0035	0000	15-8	C7_HCNT[15:8]	C7 counter values (1)
0x0033	0000	7-0	C7_LCNT[7:0]	C7 counter values (7)
0x0036	0000	15-8	C8_HCNT[15:8]	C8 counter values (1)
0x0036	0000	7-0	C8_LCNT[7:0]	C8 counter values \(\frac{1}{2}\)
0x0037	0000	15-8	C9_HCNT[15:8]	C9 counter values (1)
0x0037	0000	7-0	C9_LCNT[7:0]	C9 counter values (1)
0x0038		15-0	Reserved	
0x0039		15-0	Reserved	
0x003A		15-0	Reserved	December C10 C15 construction
0x003B		15-0	Reserved	Reserved for C10-C15 counter values
0x003C		15-0	Reserved	
0x003D		15-0	Reserved	
0002E	OFFE			Auto phase shift options
0x003E	0FFF		AUTO_PHCFG_SMPLS	Samples to compare in auto phase shift mode
0x003F	0002		AUTO_PHCFG_STEP	Step size for auto phase

Note 1: For detailed description see "Cyclone IV Device Handbook", Chapter 5. Clock Networks and PLLs in Cyclone IV Devices.

3.3.3 Registers of tstcfg module

Table 8 Register description of tstcfg module

Address	Def. value	Bits	Туре	Name	Description				
			SPI signature						
0x0060	00F0	15-8		Reserved					
00000	0000	7-4	R	SPI_SIGN_REZULT	Inverted bits from SPI_SIGN register				
		3-0	R/W	SPI_SIGN	SPI module test register.				
				T	est enable				
		15-6		Reserved					
					DDR2_2 memory test:				
		5	R/W	DDR2_2_TST_EN	0 - Disabled (Default)				
					1 - Enabled				
					DDR2_2 memory test:				
		4	R/W	DDR2_1_TST_EN	0 - Disabled (Default)				
					1 - Enabled				
					Phase detector test:				
		3	R/W	ADF TST EN	0 - Disabled (Default)				
0x0061	0000				1 - Enabled				
					VCTCXO test:				
		2	R/W	VCTCXO_TST_EN	0 - Disabled (Default)				
					1 - Enabled				
					Si5351C clock test:				
		1	R/W S	Si5351C_TST_EN	0 - Disabled (Default)				
					1 - Enabled				
			0 R/W	FX3_PCLK_TST_EN	FX3 PCLK clock test:				
		0			0 - Disabled (Default)				
					1 - Enabled				
0x0062				Reserved					
				Err	or insertion				
		15-6		Reserved					
					DDR2_2 insert error to memory test:				
		5	R/W	DDR2_2_TST_FRC_ERR	0 - Disabled (Default)				
0x0063	0000				1 - Enabled				
					DDR2_1 insert error to memory test:				
		4	R/W	DDR2_1_TST_FRC_ERR	0 - Disabled (Default)				
					1 - Enabled				
		3	R/W	ADF_TST_FRC_ERR	Insert error to phase detector test:				
	L		20 11	1.22_131_1 RO_DRR	_ insert circi to pilabe detector test.				

Address	Def. value	Bits	Type	Name	Description
	value				0 - Disabled (Default)
					1 - Enabled
					Insert error to VCTCXO test:
		2	R/W	VCTCXO_TST_FRC_ERR	0 - Disabled (Default)
					1 - Enabled
					Insert error to Si5351C clock test:
		1	R/W	Si5351C_TST_FRC_ERR	0 - Disabled (Default)
			+		1 - Enabled Insert error to FX3 PCLK clock test:
		0	R/W	FX3_PCLK_TST_FRC_ERR	0 - Disabled (Default)
			10/ 11/	FAS_I CLK_ISI_FRC_ERK	1 - Enabled
0x0064				Reserved	Almored
					Test status
		15-6		Reserved	
					DDR2_2 test status:
		5	R	DDR2_2_TST_CMPLT	0 - Not completed
					1 - Completed
					DDR2_1test status:
		4	R	DDR2_1_TST_CMPLT	0 - Not completed
			-		1 - Completed
		3	R	ADF TST CMPLT	Phase detector test status: 0 - Not completed
0x0065	0000	3	K	ADF_131_CMFL1	1 - Completed
		-			VCTCXO test status:
		2	R	VCTCXO_TST_CMPLT	0 - Not completed
					1 - Completed
					Si5351C clock test status:
		1 R	R	Si5351C_TST_CMPLT	0 - Not completed
					1 - Completed
		0	D		FX3 PCLK clock test status:
		0	R	FX3_PCLK_TST_CMPLT	0 - Not completed
00066			4	December 4	1 - Completed
0x0066				Reserved	Test results
		15-6		Reserved	Test results
		15 5		Teser vee	DDR2_2 test result:
		5	R	DDR2_2_TST_REZ	0 - Fail
					1 - Pass
					DDR2_1 test result:
0x0067	0000	4	R	DDR2_1_TST_REZ	0 - Fail
					1 - Pass
		3	R	ADF_TST_REZ	Not used
		2	R	VCTCXO_TST_REZ	Not used
	`	0	R R	Si5351C_TST_REZ FX3_PCLK_TST_REZ	Not used Not used
		U	1 1		ck test counter values
0x0068				Reserved	on control videos
0x0069			R	FX3_CLK_CNT	FX3 PCLK clock counter value
0x006A		1	R	Si5351C_CLK0_CNT	Si5351C CLK0 counter value
0x006B			R	Si5351C_CLK1_CNT	Si5351C CLK1 counter value
0.0060	1	1	D	Si5351C_CLK2_CNT	Si5351C CLK2 counter value
0x006C			R		
0x006C 0x006D			R	Si5351C_CLK3_CNT	Si5351C CLK3 counter value
			_	Si5351C_CLK3_CNT Reserved	Si5351C CLK3 counter value
0x006D			_		Si5351C CLK3 counter value Si5351C CLK5 counter value
0x006D 0x006E			R R R	Reserved	
0x006D 0x006E 0x006F 0x0070 0x0071			R R R R	Reserved Si5351C_CLK5_CNT Si5351C_CLK6_CNT Si5351C_CLK7_CNT	Si5351C CLK5 counter value
0x006D 0x006E 0x006F 0x0070 0x0071 0x0072			R R R R	Reserved Si5351C_CLK5_CNT Si5351C_CLK6_CNT Si5351C_CLK7_CNT LMK_CLK_CNT_L	Si5351C CLK5 counter value Si5351C CLK6 counter value Si5351C CLK7 counter value
0x006D 0x006E 0x006F 0x0070 0x0071 0x0072 0x0073			R R R R R	Reserved Si5351C_CLK5_CNT Si5351C_CLK6_CNT Si5351C_CLK7_CNT LMK_CLK_CNT_L LMK_CLK_CNT_H	Si5351C CLK5 counter value Si5351C CLK6 counter value Si5351C CLK7 counter value LMK clock counter value
0x006D 0x006E 0x006F 0x0070 0x0071 0x0072			R R R R	Reserved Si5351C_CLK5_CNT Si5351C_CLK6_CNT Si5351C_CLK7_CNT LMK_CLK_CNT_L	Si5351C CLK5 counter value Si5351C CLK6 counter value Si5351C CLK7 counter value

Address	Def. value	Bits	Type	Name	Description				
				DDR2_1	detailed test results 1				
		15-3		Reserved					
					DDR2_1 test result:				
		2	R	DDR2_1_TST_FAIL	0 - Test not completed				
					1 - Fail				
0x0076					DDR2_1 test result:				
0.1.00.0		1	R	DDR2_1_TST_PASS	0 - Test not completed				
					1 - Pass				
					DDR2_1 test result:				
		0	R	DDR2_1_TST_CMPLT	0 - Test not completed				
				DDD4.1	1 - Test complete				
			I	DDR2_1	detailed test results 2				
0x0077		15.0	D.	DDD4 1 DNE DED DVE I	DDR2_1 data [15:0] bus pas not fail per bit:				
		15-0	R	DDR2_1_PNF_PER_BIT_L	0 - Fail				
				DDD2 1	1 - Pass detailed test results 3				
			l		DDR2_1 data [31:16] bus pas not fail per bit:				
0x0078		15-0 R	D	DDR2_1_PNF_PER_BIT_H	0 - Fail				
			K	DDRZ_1_INF_I ER_BI1_II	1 - Pass				
0x0079		15-0		Reserved	1 - 1 d55				
0.0079		DDR2_2 detailed test results 1							
		15-3		Reserved	uctancu test results 1				
	1 0			DDR2_2_TST_FAIL	DDR2_2 test result:				
			R		0 - Test not completed				
					1 - Fail				
0x007A			R	DDR2_2_TST_PASS	DDR2_2 test result:				
		1			0 - Test not completed				
					1 - Pass				
					DDR2_2 test result:				
		0	R	DDR2_2_TST_CMPLT	0 - Test not completed				
					1 - Test complete				
				DDR2_2	detailed test results 2				
0x007B					DDR2_2 data [15:0] bus pas not fail per bit:				
0х007В		15-0	R	DDR2_2_PNF_PER_BIT_L	0 - Fail				
					1 - Pass				
				DDR2_2	detailed test results 3				
0x007C					DDR2_2 data [31:16] bus pas not fail per bit:				
0.007.0		15-0	R	DDR2_2_PNF_PER_BIT_H	0 - Fail				
					1 - Pass				
0x007D	AAAA				X test pattern 1				
		15-0	R/W	TX_TST_I	TX test pattern I sample value				
0x007E	5555				K test pattern 2				
	2333	15-0	R/W	TX_TST_Q	TX test pattern Q sample value				
0x007F		15-0		Reserved					

3.3.4 Registers of periphcfg module

Table 9 Register description of periphcfg module

Table 7 Re	e 3 Register description of peripherg module						
Address	Def.	Bits	Type	Name	Description		
	value		•••		•		
			Board GPIO control 1				
		15-8		Reserved			
0x00C0	0x00C0 FFFF	7-0	R/W	BOARD_GPIO_OVRD	GPIO control override (each bit controls corresponding GPIO): 0 - Dedicated function		
					1 - Overridden by user (Default)		
0x00C1		15-0		Reserved for GPIO			
0x00C2	0000		Board GPIO control 2				

	1	15-8]	Reserved	1			
		7-0	R	BOARD_GPIO_RD	GPIO read value (each from corresponding GPIO): 0 - Low level 1 - High level			
0x00C3		15-0		Reserved for GPIO				
				Board	d GPIO control 3			
		15-8		Reserved				
0x00C4	0000	7-0	R/W	BOARD_GPIO_DIR	Onboard GPIO direction (each bit controls corresponding GPIO): 0 - Input (Default) 1 - Output			
0x00C5		15-0		Reserved for GPIO				
			•	Board	d GPIO control 4			
		15-8		Reserved				
0x00C6	0000	7-0	R/W	BOARD_GPIO_VAL	GPIO output value (each bit controls corresponding GPIO): 0 - Low level 1 - High level			
0x00C7		15-0		Reserved for GPIO				
0x00C8	0000	15-0		PERIPH_INPUT_RD_0	Not used			
0x00C9	0000	15-0		PERIPH_INPUT_RD_1	Not used			
0x00CA		15-0		Reserved				
0x00CB		15-0		Reserved				
		Board peripheral control 1						
		15-1			Not used			
0x00CC	0000	0	R/W	PERIPH_OUTPUT_OVRD_0	Fan control override: 0 - Dedicated function (Default) 1 - User controlled			
				Board p	peripheral control 1			
0x00CD	0000	0	R/W	PERIPH_OUTPUT_VAL_0	Not used Fan control pin: 0 - OFF (Default) 1- ON			
0x00CE	0000	15-0		PERIPH_OUTPUT_OVRD_1	Not used			
0x00CF	0000	15-0		PERIPH_OUTPUT_VAL_1	Not used			
0x00D0		15-0		Reserved				
0x00D1		15-0		Reserved				
0x00D2		15-0		Reserved				
0x00D3		15-0		Reserved				
0x00D4		15-0		Reserved				
0x00D5		15-0		Reserved				
0x00D6		15-0		Reserved				
0x00D7		15-0		Reserved				
0x00D8		15-0		Reserved				
0x00D9		15-0		Reserved				
0x00DA		15-0		Reserved				
0x00DB		15-0		Reserved				
0x00DC		15-0		Reserved				
0x00DC 0x00DD		15-0 15-0		Reserved Reserved				

3.4 FX3 Slave FIFO interface – FX3_slaveFIFO5b

Provides data transfer between external FX3 SuperSpeed USB 3.0 peripheral controller and FPGA trough GPIF II interface (See http://www.cypress.com/part/cyusb3014-bzxi for documentation).

All data exchange between slaveFIFO5b module and other FPGA logic is done through FIFO buffers. Module slaveFIFO5b constantly monitors GPIF II status flags and all FIFO buffers. For example, internal logic writes IQ stream packets containing 4kB data to FIFO buffer through EP81 ports. Once slave FIFO5b module detects that EP81 FIFO buffers contains 4kB data and GPIF II flags indicate that FX3 controller is ready, all data is read from FIFO buffer and written to FX3 controller trough GPIF interface.




Figure 4 FX3_slaveFIFO5b block diagram

Table 10 Description of FX3 slaveFIFO5b instances

Instance	Description
SlaveFIFO5b	Provides data transfer between GPIF II interface and internal FIFO buffers.
fifo_inst (EP81)	Stream endpoint FIFO buffer of 16kB size.
fifo_inst (EP01_0)	Stream endpoint FIFO buffer of 4kB size.
fifo_inst (EP01_1)	Stream endpoint FIFO buffer of 4kB size.
fifo_inst (EP8F)	Control endpoint FIFO buffer of 1kB size.
fifo_inst (EP0F)	Control endpoint FIFO buffer of 0.5kB size.

Table 11 FX3 slaveFIFO5b module parameters

Parameter	Туре	Default	Description		
Start address of SPI registers					
dev_family	string	Cyclone IV E	Device family name		
data_width	integer	32	GPIF II interface data width		
	Stream, socket 0, (PC->FPGA)				

Parameter	Type	Default	Description			
			EP01_0 FIFO read used words size (29-1= 256			
EP01_0_rdusedw_width	integer	9	words)			
EP01_0_rwidth	integer	128	EP01_0 FIFO read word size			
			EP01_1 FIFO read used words size (2 ¹¹⁻¹ = 1024			
EP01_1_rdusedw_width	integer	11	words)			
EP01_1_rwidth	integer	32	EP01_1 FIFO read word size			
	Strea	am, socket 2	2, (FPGA->PC)			
			EP81 FIFO write used words size (2 ¹²⁻¹ = 2048			
EP81_wrusedw_width	integer	12	words)			
EP81_wwidth	integer	64	EP81 FIFO write word size			
	Cont	rol, socket	1, (PC->FPGA)			
			EP0F FIFO read used words size (28-1 = 128			
EPOF_rdusedw_width	integer	8	words)			
EPOF_rwidth	integer	32	EP0F FIFO read word size			
	Control, socket 3, (FPGA->PC)					
			EP8F FIFO write used words size (29-1= 256			
EP8F_wrusedw_width	integer	9	words)			
EP8F_wwidth	integer	32	EP8F FIFO write word size			

Table 12 FX3_slaveFIFO5B module ports

Port	Type	Width	Description
reset_n	in	1	Reset active low
clk	in	1 Clock 100 Mhz	
usb_speed	in	1	USB speed select 0 - USB2.0, 1-USB3.0.
		FX3 GPIF II interface	
slcs	out	1	Chip select
fdata	inout	32	Data
faddr	out	5	FIFO address
slrd	out	1	Read select
sloe	out	1	Output enable
slwr	out	1	Write select
flaga	in	1	
flagb	in	1	
flagc	in	1 Not used in	
flagd	in	1 Not used in	
pktend	out	1	Packet end
EPSWITCH	out	1	Not used
		EP01 buffer select	
EP01_sel	in	1	0 - EP01_0, 1 - EP01_1
	Strea	m endpoint FIFO 0 (PC->F	PGA)
EP01_0_rdclk	in	1	Read clock
EP01_0_aclrn	in	1	Asynchronous clear, active low
EP01_0_rd	in	1 Read request	
EP01_0_rdata	out	EP01_0_rwidth Read data	
EP01_0_rempty	out	1	Read empty
EP01_0_rdusedw	out	EP01_0_rdusedw_width	Red used words
Stream endpoint FIFO 1 (PC->FPGA)			

Port	Туре	Width	Description	
EP01_1_rdclk	in	1	Read clock	
EP01_1_aclrn	in	1 Asynchronous clear, active low		
EP01_1_rd	in	1	Read request	
EP01_1_rdata	out	EP01_1_rwidth	Read data	
EP01_1_rempty	out	1	Read empty	
EP01_1_rdusedw	out	EP01_1_rdusedw_width	Red used words	
	Stre	eam endpoint FIFO (FPGA-	>PC)	
EP81_wclk	in	1	Write clock	
EP81_aclrn	in	1	Asynchronous clear, active low	
EP81_wr	in	1	Write request	
EP81_wdata	in	EP81_wwidth	Write data	
EP81_wfull	out	1 Write full		
EP81_wrusedw	out	EP81_wrusedw_width	width Write used words	
Control endpoint FIFO (PC-		trol endpoint FIFO (PC->F	PGA)	
EP0F_rdclk	in	1 Read clock		
EPOF_aclrn	in	1 Asynchronous clear, active low		
EPOF_rd	in	1 Read request		
EPOF_rdata	out	EP0F_rwidth	Read data	
EPOF_rempty	out	1	Read empty	
	Cor	trol endpoint FIFO (FPGA-	>PC)	
EP8F_wclk	in	1	,	
EP8F aclrn	in	1		
EP8F_wr	in	1 Write request		
EP8F_wdata	in	EP8F_wwidth Write data		
EP8F_wfull	out	_		
	Status			
GPIF_busy	out	1	std_logic	

3.5 LMS7002 Receive and transmit interface – rxtx_top

Main function of rxtx_top module is for receive and transmit IQ samples from/to LMS7002 chip and provide IQ sample synchronization. See **Figure 5** for block diagram and **Table 13** for instance description.




Figure 5 rxtx_top block diagram

Table 13 Description of rxtx_top instances

Instance	Description
tx_path_top	Transmit logic. See 3.5.2 Transmit interface – tx_path_top .
wfm_player	Waveform player for LMS_DIQ1 interface
txiqmux	Mux for tx_path_top and wfm_player modules
rx_path_top	Receive logic. See 3.5.1 Receive interface – rx_path_top.

Table 14 rxtx_top parameters description

Parameter	Туре	Default	Description
		Cyclone	
DEV_FAMILY	string	IV E	Device family
	T	X paramete	ers
TX_IQ_WIDTH	integer	12	TX IQ sample width
TX_N_BUFF	integer	4	TX number of buffers, 2,4 valid values
TX_IN_PCT_SIZE	integer	4096	TX packet size in bytes
TX_IN_PCT_HDR_SIZE	integer	16	TX packet header size in bytes
TX_IN_PCT_DATA_W	integer	128	TX packet read data width
TX_IN_PCT_RDUSEDW_W	integer	11	TX packet read used words width
TX_OUT_PCT_DATA_W	integer	64	TX output packet data width
RX parameters			
RX_IQ_WIDTH	integer	12	RX IQ sample width
			Clock invert option on LMS_DIQ2
RX_INVERT_INPUT_CLOCKS	string	ON	interface
			RX sample buffer read used words width.
RX_SMPL_BUFF_RDUSEDW_W	integer	11	Words=2 ¹¹⁻¹
			RX packet buffer read used words width.
RX_PCT_BUFF_WRUSEDW_W	integer	12	Words=2 ¹²⁻¹

Parameter	Туре	Default	Description			
	WFM					
WFM_IN_PCT_DATA_W	integer	32	WFM in packet read data width			
WFM_IN_PCT_RDUSEDW_W	integer	11	WFM in packet read used words width. Words= 2 ¹¹⁻¹			
	DDR2 c	ontroller pa	rameters			
WFM_CNTRL_RATE	integer	1	1 - full rate, 2 - half rate			
WFM_CNTRL_BUS_SIZE	integer	16	DDR2 memory data width			
WFM_ADDR_SIZE	integer	25	DDR2 memory address width			
WFM_LCL_BUS_SIZE	integer	64	DDR2 controller local data bus size			
WFM_LCL_BURST_LENGTH	integer	2	DDR2 controller local burst length			
	WFM player parameters					
WFM_WFM_INFIFO_SIZE	integer	12	WFM in FIFO buffer write used words width. Words= 2 ¹²⁻¹			
WFM_DATA_WIDTH	integer	32	WFM data width			
WFM_IQ_WIDTH	integer	12	WFM IQ sample width			

Port	Туре	Width	Description		
	Co	onfiguration memory ports			
from fpgacfg	in	t_FROM_FPGACFG;			
to tstcfg from rxtx	out	t_TO_TSTCFG_FROM_RXTX;	Configuration registers bus		
from tstcfg	in	t_FROM_TSTCFG;			
		TX path			
tx clk	in	1	TX interface clock		
			TX interface reset, active		
tx_clk_reset_n	in	1	low		
			TX packet loss flag, 0 - No		
ty not loss fla	Out	1	packet loss, 1 - Packet lost.		
tx_pct_loss_flg	out		TX transmit flag. 0 - No		
			transmission, 1 - TX is		
tx txant en	out	1	transmitting samples		
		TX interface data	. ,		
tx_DIQ	out	TX_IQ_WIDTH	TX samples		
tx_fsync	out	1	TX sync signal		
		TX FIFO read ports			
			TX packet buffer reset		
tx_in_pct_reset_n_req	out	1	request, active low		
l. , , , ,			TX packet buffer read		
tx in pct rdreq	out	1 TV IN DOT DATA W	request		
tx_in_pct_data	in	TX_IN_PCT_DATA_W	TX packet buffer read data		
tx in pct rdempty	in	1	TX packet buffer read empty		
CX_III_PCC_IGCIIPCY	-161		TX packet buffer read used		
tx in pct rdusedw	in	TX_IN_PCT_RDUSEDW_W	words		
		WFM Player			
			Reference clock for DDR2		
wfm_pll_ref_clk	in	1	controller		
wfm_pll_ref_clk_reset_			Reset for DDR2 controller,		
n	in	1	active low. DDR2 controller local		
wfm phy clk	out	1	interface clock output		
win biry circ	Jul	WFM FIFO read ports	i interrace Glock output		
		Will Cloud poils	WFM packet buffer reset		
wfm_in_pct_reset_n_req	out	1	request, active low		
			WFM packet buffer read		
wfm_in_pct_rdreq	out	1	request		
		WENT IN EST SATE	WFM packet buffer read		
wfm_in_pct_data	in	WFM_IN_PCT_DATA_W	data		
wfm in pct rdempty	in	1	WFM packet buffer read		
will_ill_bec_raempty	in	1	empty WFM packet buffer read		
wfm in pct rdusedw	in	WFM_IN_PCT_RDUSEDW_W	used words		
	DDR2 external memory signals				
wfm mem odt	out	1			
wfm mem cs n	out	1			
wfm mem cke	out	1	External memory interface		
wfm mem addr	out	13			
wfm mem ba	out	3			
		<u> </u>	I.		

wfm mem ras n	out	1	
wfm mem cas n	out	1	
wfm mem we n	out	1	
wfm mem dm	out	2	
wfm mem clk	inout	1	
wfm mem clk n	inout	1	
wfm_mem_dq	inout	16	
wfm_mem_dqs	inout	2	
		RX path	
rx_clk	in	1	RX interface clock
			RX interface reset, active
rx_clk_reset_n	in	1	low
	ı	Rx interface data	
rx_DIQ	in	RX_IQ_WIDTH	RX IQ samples
rx_fsync	in	1	RX IQ sync signal
	1	Packet fifo ports	
rx_pct_fifo_aclrn_req	out	1	RX packet buffer reset request, active low
rx pct fifo wusedw	in	RX_PCT_BUFF_WRUSEDW_ W	RX packet buffer write used words
rx pct fifo wrreq	out	1	RX packet buffer write request
rx pct fifo wdata	out	64	RX packet buffer write data
		Sample compare	
			RX interface sample compare. 0 - disabled, 1-
rx_smpl_cmp_start	in	1	enabled
rx_smpl_cmp_length	in	16	RX interface number of samples to compare.
ry ampl amp done	out	1	RX interface sample compare done. 0 - not
rx_smpl_cmp_done	out	1	done, 1-done RX interface sample
			compare status. 0 - no
rx_smpl_cmp_err	out	1	error, 1 - error

3.5.1 Receive interface – rx_path_top

Once rx_path_top **Figure 6** is enabled diq2fifo and data2packets modules starts continuously packing IQ samples into 4kB packets. For packet structure see <u>Stream protocol</u> document.

Packets are written to 16kB EP81 FIFO buffer to maintain continuous data flow in short periods when USB3.0 host cannot accept data. If USB3.0 host halts data transfer for longer time period and four packets are buffered into 16kB buffer, FIFO full condition arises and other packets are dropped. When host starts to receive data after FIFO full condition, host should expect to receive those four buffered packets.

Module rx_path_top provides two 64bit sample counters. One is for TX logic – tx_path_top. TX logic uses this counter to synchronize transmitted LMS_DQ1 samples with received LMS_DIQ2 samples. Other is used for LMS_DI2 samples packing into 4kB packets.

When rx_path_top is enabled diq2fifo module starts to collect IQ samples from LMS_DIQ2 bus, collected samples are written to FIFO buffer and each write enables smpl_cnt:inst4 module to increase its counter value. This means that counter value increases in same continuous rate as IQ sample rate.

Module smpl_cnt:inst3 is used for LMS_DI2 samples packing into 4kB packets. Module data2packets reads IQ samples in bursts from FIFO buffer, each read enables smpl_cnt:inst3 module to increase its counter value. One read burst fills one 4kB packet and there are some idle cycles between bursts.




Figure 6 rx_path_top block diagram

Table 15 rx_path_top inctance description

Instance	Description
diq2fifo	Captures IQ samples and writes to FIFO buffer.
fifo_inst	FIFO buffer for storing samples.
data2packets	Module for packing IQ samples to 4kB packets.
smpl_cnt:inst3	Sample counter for tx_path_top.
smpl_cnt:inst4	Sample counter for data2packets module.

3.5.2 Transmit interface – tx_path_top

Transmit module tx_path_top reads IQ samples from EP01_0 FIFO buffer packed in 4kB packets. Packet header (see Stream protocol document) contains sample number (or so-called time stamp) at which packet should be transmitted.

By using sample numbers from rx_path_top and received sample numbers in packet header transmitted IQ samples can be synchronized with received IQ samples.

Module p2d_wr_fsm separates packet header and payload. Packet payload is written into one of four 4kB FIFO buffers located in packets2data module and packet header is stored in p2d_rd module. This module can work in two modes:

- Synchronization enabled module compares received sample number from packet header and sample number from rx_path_top. When sample number from received packet is equal to sample number of rx_path_top module (this means that it is time to send TX packet), read process begins and IQ samples are transmitted to LMS_DIQ1 interface. When sample number from received packet is greater than sample number of rx_path_top module (this means that received packet should be sent after some time) p2d_rd waits until those sample number will be equal. When sample number from received packet is less than sample number of rx_path_top module (this means that packet arrived to late) corresponding FIFO buffer is cleared.
- **Synchronization disabled** module does not compare sample numbers and every received packet is transmitted to LMS_DIQ1 interface.

Block diagram can be found in **Figure 7** and instance description in **Table 16**.




Figure 7 tx_path_top block diagram

Table 16 tx path top instance description

Instance	Description
packets2data_top	Wrapper file
packets2data	Wrapper file
p2d_wr_fsm	Module reads packets from EP01_0 buffer and places to one of the 4kB FIFO buffers in increasing order and stores corresponding sample number from packet header.
p2d_rd	Module checks one of the FIFO buffers if it is filled with samples in increasing order. When buffer is ready depending on received sample number from packet header and sample number from rx_path_top module buffer can be cleared or IQ sample reading begins.
fifo_inst	FIFO buffer
fifo2diq	Module reads samples from FIFO buffer and writes to LMS_DIQ1 interface.
sync_fifo_rw	Dual clock FIFO buffer for clock domain crossing.

Instance	Description	
bit_unpack_64	Depending on mode selection samples are unpacked (see <u>Stream</u>	
	protocol document).	

3.5.3 Waveform player – wfm_player_top

Waveform player – wfm_player_top can be used to load waveform from EP01_1 endpoint to external DDR2 memory and played back to LMS_DIQ1 interface. Samples can be loaded using 4kB packets (see <u>Stream protocol</u> document). External memory can store 128MB of data. Block diagram can be found in **Figure 8**.

When loading waveform for LMS_DIQ1 channels (MIMO mode) waveforms should be same length.




Figure 8 wfm_player_top block diagram

Table 17	/ wfm_player _.	_top instance	description
----------	---------------------------	---------------	-------------

Instance	Description
wfm_player	Waveform player instance, reads IQ packets from EP01_1 FIFO buffer and writes to DDR2_ctrl module.
DDR2_ctrl	External DDR2 memory controller.
decompress	Decompress IQ samples.
rd_tx_fifo	Reads decompressed samples and writes to LMS_DIQ1 interface.

3.6 General periphery – general_periph_top

General periphery - general_periph_top module is responsible for controlling on board periphery such as LED, GPIO and Fan, default functions can be found in **Table 18**. Also default function can be overridden by internal registers see chapter **3.3 Softcore processor – nios cpu**.

Table 18 Default functions of LEDS, GPIO and fan

Schematic			
name	Board label	Туре	Description
			Blinking indicates presence of TCXO clock. Colour indicates status of FPGA PLLs that are used for LMS digital interface clocking: Green – both PLLs are locked; Red/Green – at least one
FPGA LED1	FPGA1	Clock status	PLL is not locked.

Schematic			
name	Board label	Туре	Description
			No light – TCXO is controlled from DAC
			Red – TCXO is controlled from phase detector
			and is not locked to external reference clock
_		TCXO control	Green – TCXO is controlled from phase detector
FPGA_LED2	FPGA2	mode	and is locked to external reference clock
			USB3.0 (FX3) controller, slave FIFO (GPIF)
			interface module and NIOS CPU activity
	E)/0		indication:
FX3_LED	FX3	USB activity	Green – idle, Red – busy.
			Indicates when TX is transmitting IQ samples. 0 –
FPGA_GPIO0			not transmitting, 1 – transmitting.
			Indicates RXPLL lock status. 0 – no lock, 1 -
FPGA_GPI01			locked
			Indicates TXPLL lock status. 0 – no lock, 1 -
FPGA_GPIO2			locked
_			Indicates TX packet loss, 0 – no loss, 1 – packet
FPGA_GPIO3			lost.
FPGA_GPIO4			-
FPGA_GPIO5			-
FPGA_GPIO6			-
FPGA_GPIO7	FPGA_GPIO		-
			Fan control pin. Connected to LM75_OS
FAN_CTRL	FAN		temperature sensor pin.

Block diagram can be found in **Figure 9**, instances are described in **Table 19**. See **Table 20** and **Table 21** for module parameters and port description.




Figure 9 Module general_periph_top block diagram

Table 19 Module instance description

Instance	Description
alive	Basic counter to implement blinking on led1.
FPGA_LED1_cntrl	Led1 control module, for showing clock status
FPGA_LED2_cntrl	Led2 control module, for showing TCXO control mode
FX3_LED_cntrl	Led3 control module, for USB and NIOS CPU activity.
periphcfg	SPI register instance, provides control for gpio_ctrl instance and fan.
gpio_ctrl	GPIO control instance

Table 20 Module general_periph_top parameters

Parameter	Type	Default	Description
DEV_FAMILY	string	"CYCLONE IV E"	FPGA device family name
N_GPIO	integer	8	Number of GPIO used

Table 21 Module general_periph_top input and output port description

Port	Type	Width	Description
clk	in	1	Free running clock

Port	Type	Type Width Description			
reset n	in	1	Asynchronous, active low reset		
SPIregi	SPIregisters(Default address range 0x00C0-0x00DF)				
periphcfg maddress	in	10	Address of SPI slave registers		
periphcfg sdin	in	1	SPI slave datain		
periphcfg sclk	in	1	SPI slave clock		
periphcfg sen	in	1	SPI slave select		
periphcfg sdout	out	1	SPI slave dataout		
	LED1 (C	clock and	d PLL lock status)		
led1 pll1 locked	in	1	Lock status from PLL1		
led1_pll2_locked	in	1	Lock status from PLL2		
			led1 ctrl[0]-manual LED control enable;		
3 14 . 3			led1 ctrl[1]-red LED enable in manual mode;		
led1_ctrl	in	3	led1 ctr1[2]-green LED enable in manual		
			mode;		
led1 g	out	1	Output to dual colour LED1 pin		
led1 r	out	1	Output to dual colour LED1 pin		
		D2 (TCXO d	control status)		
led2 clk	in	1	Clock from SPI master connected to DAC and ADF		
led2 adf muxout	in	1	Multiplexer output from ADF4002		
led2 dac ss	in	1	DAC slave select		
led2 adf ss	in	1	ADF slave select		
			led2 ctr1[0]-manual LED control enable;		
	in		led2 ctrl[1]-red LED enable in manual mode;		
led2_ctrl		3	led2 ctrl[2]-green LED enable in manual		
			mode;		
led2 g	out	1	Output to dual colour LED2 pin		
led2 r	out	1	Output to dual colour LED2 pin		
			d NIOS CPU busy)		
led3 g in	in	1	Green LED input		
led3 r in			Red LED input		
			led3 ctrl[0]-manual LED control enable;		
			led3 ctrl[1]-red LED enable in manual mode;		
led3_ctrl	in	3	Led3 ctr1[2]-green LED enable in manual		
			mode:		
led3 hw ver	in	4	Hardware version input pins		
led3 g	out	1	Output to dual colour LED3 pin		
led3 r	33.		Output to dual colour LED3 pin		
		GPIO			
gpio dir	in	N GPIO	GPIO direction control, 0 – input, 1 – output		
gpio out val	in	N_GPIO			
gpio_ddt_val	out	N_GPIO	GPIO input value when direction is set to output		
gpio_rd_var	inout	N_GPIO	Connected to GPIO pins		
Fan control					
fan ctrl out	out	1			
Tail_CCLT_OUC	out 1 101 air control output				

3.7 PLL module – pll_top

PLL module – pll_top (**Figure 10**) provides required clock sources for LM7002 RX and TX digital interfaces. Inside this module there are two dynamically reconfigurable PLL instances **Figure 11**.

Clock frequency and phase relationship can be changed while FPGA is in user mode. Instance description can be found in **Table 22**.




Figure 10 PLL module - pll_top




Figure 11 tx_pll_top/rx_pll_top modules

Table 22. pll_top module instance description

Instance	Description
pllcfg_top	PLL configuration control module
tx_pll_top	PLL dedicated for TX interface
rx_pll_top	PLL dedicated for RX interface

Table 23. pll_top module parameters

Parameter	Type	Default	Description
N_PLL	integer	2	
-	TX PLL pa	rameters	
TXPLL_BANDWIDTH_TYPE	string	"AUTO"	PLL bandwidth setting

Parameter	Туре	Default	Description
			PLL c0 output division
TXPLL_CLK0_DIVIDE_BY	natural	1	factor
TXPLL_CLK0_DUTY_CYCLE	natural	50	PLL c0 output duty cycle
			PLL c0 multiplication
TXPLL CLKO MULTIPLY BY	natural	1	factor
			PLL c0 phase shift setting
TXPLL CLKO PHASE SHIFT	string	"0"	in degrees
			PLL c1 output division
TXPLL CLK1 DIVIDE BY	natural	1	factor
TXPLL CLK1 DUTY CYCLE	natural	50	PLL c1 output duty cycle
			PLL c1 multiplication
TXPLL CLK1 MULTIPLY BY	natural	1	factor
			PLL c0 phase shift setting
TXPLL CLK1 PHASE SHIFT	string	"0"	in degrees
	ounig		Specifies for which PLL
			output delay compensation
TXPLL COMPENSATE CLOCK	string	"CLK1"	is done
	July	JEI(I	TX PLL input frequency
TXPLL INCLKO INPUT FREQUENCY	natural	6250	period in ps
TXPLL INTENDED DEVICE FAMILY	string	"Cyclone IV E"	FPGA device family
	String	"SOURCE	PLL compensation mode
TXPLL OPERATION MODE	string	SYNCHRONOUS"	setting
TATEL OF BRAIT ON FRODE	String	STNOTIKONOOS	PLL memory initialization
TXPLL SCAN CHAIN MIF FILE	string	"ip/txpll/pll.mif"	file location
TATUU SCAN CHAIN MIT TIUE	String	ιρ/ιλριι/ριι.ιτιιι	Number of logic cells in c0
`			TX PLL output when PLL is
TXPLL DRCT CO NDLY	integer	1	bypassed
TAFEE DRCT CO NDET	integer		Number of logic cells in
			TX PLL c1 output when
TXPLL DRCT C1 NDLY	integer	2	PLL is bypassed
	RX PLL pa		FLL is bypassed
RXPLL BANDWIDTH TYPE		"AUTO"	DLL bandwidth catting
KAFUL_BANDWIDIII_IIFE	string	AUTO	PLL bandwidth setting PLL c0 output division
RXPLL CLKO DIVIDE BY	notural	1	factor
RXPLL CLKO DUTY CYCLE	natural	50	
RAPLL_CLRO_DUII_CICLE	natural	50	PLL c0 output duty cycle
DADIT CINO WIILMIDIA DA	n otumal	4	PLL c0 multiplication
RXPLL_CLK0_MULTIPLY_BY	natural	1	factor
DVDII CIKO DUACH CHIDE	-4-11	"0"	PLL c0 phase shift setting
RXPLL_CLK0_PHASE_SHIFT	string	"0"	in degrees
DVDII OLUI DIVIDE DV	ا - المعادية		PLL c1 output division
RXPLL_CLK1_DIVIDE_BY	natural	1	factor
RXPLL_CLK1_DUTY_CYCLE	natural	50	PLL c1 output duty cycle
DVDII GIVI MUTETOI DU		۸ .	PLL c1 multiplication
RXPLL_CLK1_MULTIPLY_BY	natural	1	factor
	l	"6"	PLL c0 phase shift setting
RXPLL_CLK1_PHASE_SHIFT	string	"0"	in degrees
			Specifies for which PLL
	l .		output delay compensation
RXPLL_COMPENSATE_CLOCK	string	"CLK1"	is done
			RX PLL input frequency
RXPLL_INCLK0_INPUT_FREQUENCY	natural	6250	period in ps
RXPLL INTENDED DEVICE FAMILY	string	"Cyclone IV E"	FPGA device family

Parameter	Type	Default	Description
		"SOURCE_	PLL compensation mode
RXPLL_OPERATION_MODE	string	SYNCHRONOUS"	setting
			PLL memory initialization
RXPLL_SCAN_CHAIN_MIF_FILE	string	"ip/pll/pll.mif"	file location
			Number of logic cells in
			RX PLL c0 output when
RXPLL_DRCT_C0_NDLY	integer	1	PLL is bypassed
			Number of logic cells in
			RX PLL c1 output when
RXPLL_DRCT_C1_NDLY	integer	2	PLL is bypassed

Table 24 pll_top port description

ble 24 pll_top port description						
Port	Туре	Width				
TX PLL ports						
txpll_inclk	in	1	PLL input clock from LMS_MCLK1 pin			
txpll_reconfig_clk	in	1	Free running clock, used for PLL reconfiguration.			
txpll_logic_reset_n	in	1	PLL logic active low reset.			
txpll_c0	out	1	TX PLL c0 output clock			
txpll_c1	out	1	TX PLL c1 output clock (phase shifted version of c0)			
txpll_locked	out	1	TX PLL lock status. Outputs high level vhen PLL is locked			
txpll_smpl_cmp_en	out	1	Sample compare enable. Used in auto phase searching mode.			
txpll_smpl_cmp_done	in	1	Sample compare done indication. Used in auto phase searching mode.			
txpll_smpl_cmp_error	in	1	Sample compare error status. Used in auto phase searching mode.			
txpll_smpl_cmp_cnt	out	16	Number of samples to be checked. Used in auto phase searching mode			
		R	X PLL ports			
rxpll_inclk	in	1	PLL input clock from LMS_MCLK2 pin			
rxpll reconfig clk	in	1	Free running clock, used for PLL reconfiguration.			
rxpll_logic_reset_n	in	1	PLL logic active low reset.			
rxpll_c0	out	1	RX PLL c0 output clock			
rxpll_c1	out	1	RX PLL c1 output clock (phase shifted version of c0)			
rxpll_locked	out	1	RX PLL lock status. Outputs high level vhen PLL is locked			
rxpll_smpl_cmp_en	out	1	Sample compare enable. Used in auto phase searching mode.			
rxpll_smpl_cmp_done	in	1	Sample compare done indication. Used in auto phase searching mode.			
rxpll_smpl_cmp_error	in	1	1			
rxpll_smpl_cmp_cnt	out	16				
			plicfg ports			
pllcfg_in	in	1				
pllcfg_out	out	1	Configuration register bus			

3.8 Board test module – tst_top

Board test module – tst_top **Figure 12** is used to test clock inputs and DDR2 memory. Separate tests can be enabled and results can be read from internal registers see **3.3.3 Registers of tstcfg module**. Module port description can be found in **Table 25**.




Figure 12 tst_top block diagram

Table 25 tst_top module port description

table 25 tst_top module po			
Port	Type	Width	Description
FX3_clk	in	1	100MHz reference clock
reset_n	in	1	Reset, active low
		Clock inputs	
Si5351C_clk_0	in	1	
Si5351C_clk_1	in	1	
Si5351C_clk_2	in	1	Clask inputs form sleek
Si5351C_clk_3	in	1	Clock inputs form clock generator Si5351C
Si5351C_clk_5	in	1	generator 5155516
Si5351C_clk_6	in	1	
Si5351C_clk_7	in	1	
LMK_CLK	in	1	Clock buffer
ADF_MUXOUT	in	1	Phase detector mux output
	DDR2	external memory signa	als
mem_pllref_clk	in	1	
mem_odt	out	1	
mem_cs_n	out	1	
mem_cke	out	1	
mem_addr	out	13	External memory interface
mem_ba	out	3	
mem_ras_n	out	1	
mem_cas_n	out	1	
mem_we_n	out	1	

mem_dm	out	2	
mem_clk	inout	1	
mem_clk_n	inout	1	
mem_dq	inout	16	
mem_dqs	inout	2	
	То	configuration memory	
to_tstcfg	out	t_TO_TSTCFG	
from_tstcfg	in	t_FROM_TSTCFG	Configuration bus



4 Examples

In this chapter various examples can be found on how to use gateware.

4.1 Accessing FPGA registers

Internal FPGA registers can be accessed using USB3.0 host via EP0F and EP8F endpoints. See **LMS64C_protocol** document for protocol structure and description of commands used in examples. See chapter **3.3 Softcore processor – nios_cpu** for internal FPGA register description.

Read – 64byte packet containing request command "CMD_BRDSPI16_RD" has to be sent to EP0F endpoint and 64 bytes response packet has to be read from EP8F endpoint. Read example reads 0x0000 address Board_ID register value, which is 0x000E for LimeSDR-USB board.

Request – USB3.0 writes 64B to EP0F:

Address			
0000	56 00 01 00 0	00 00 00 00 00 00 00 00	00 00 00 00
0010	00 00 00 00 0	00 00 00 00 00 00 00 00	00 00 00 00
0020	00 00 00 00 0	00 00 00 00 00 00 00 00	00 00 00 00
0030	00 00 00 00 0	00 00 00 00 00 00 00 00	00 00 00 00
Response – USB3.	0 host reads 64B	from EP8F:	
Address			
0000	56 01 01 00 0	00 00 00 00 00 00 00 0E	00 00 00 00
0010	00 00 00 00 0	00 00 00 00 00 00 00 00	00 00 00 00

Write – 64byte packet containing request command "CMD_BRDSPI16_WR" has to be sent to EP0F endpoint and 64 bytes response packet has to be read from EP8F endpoint. Write example writes 0x1234 value to 0x00DF address. This register is currently reserved and has no dedicated function.

Request – USB3.0 writes 64B to EP0F:

Address	
0000	55 00 01 00 00 00 00 00 0DF 12 34 00 00 00 00
0010	00 00 00 00 00 00 00 00 00 00 00 00 00
0020	00 00 00 00 00 00 00 00 00 00 00 00 00
0030	00 00 00 00 00 00 00 00 00 00 00 00 00
Response – USB3.0 h	nost reads 64B from EP8F:
Address	
0000	55 01 01 00 00 00 00 00 00 00 00 00 00 00
0010	00 00 00 00 00 00 00 00 00 00 00 00 00
0020	00 00 00 00 00 00 00 00 00 00 00 00 00
0030	00 00 00 00 00 00 00 00 00 00 00 00 00

4.2 Accessing LMS7002M registers

Configuration memory which is inside LMS7002M can be accessed using USB3.0 host via EP0F and EP8F endpoints. See **LMS64C_protocol** document for protocol structure and description of commands used in examples. Registers map of LMS7002M can be found in <u>LMS7002M – Multi-Band</u>, <u>Multi-Standard MIMO</u>, <u>Programming and Calibration Guide</u>.

Read – 64byte packet containing request command "CMD_LMS7002_RD" has to be sent to EP0F endpoint and 64 bytes response packet has to be read from EP8F endpoint. Read example reads 0x0020 address register value, which is 0xFFFF by default.

Request – USB3.0 writes 64B to EP0F:

```
Address
  0000
        22 00 01 00 00 00 00 00 00 20 00 00 00 00 00 00
  0010
        0020
  0030
        Response – USB3.0 host reads 64B from EP8F:
  Address
  0000
        22 01 01 00 00 00 00 00 00 00 FF FF 00 00 00 00
  0010
        0020
        0030
```

Write – 64byte packet containing request command "CMD_LMS7002_WR" has to be sent to EP0F endpoint and 64 bytes response packet has to be read from EP8F endpoint. Write example writes 0xE4E4 value to 0x0024 address.

```
Request – USB3.0 writes 64B to EP0F:
```

```
Address
  0000
      21 00 01 00 00 00 00 00 00 24 E4 E4 00 00 00 00
      0010
      0020
      0030
Response – USB3.0 host reads 64B from EP8F:
  Address
  0000
      0010
      0020
  0030
```

4.3 Periphery control

LED control - modify FPGA register as showed in **Table 26** to turn on and change colour of FPGA LED2.

Table 26 FPGA_LED2 control example

N	CMD	Address (HEX)	Value (HEX)	Description
1	WR	001A	0010	Override FPGA_LED2 control
2	WR	001A	0030	Turn on FPGA_LED2_R (red is on, green - off)
3	WR	001A	0050	Turn on FPGA_LED2_G (green is on, red - off)

4.4 Configuring FPGA PLL module

To configure PLLs of pll_top module LMS7002M chip has to be already configured and valid clock sources provided to LMS_MCLK1 (connected to txpll_top module) and LMS_MCLK2 (connected to rxpll_top module) pins. For LMS7002M chip configuration see chapter 4.2 Accessing LMS7002M registers.

Configuration of pll_top module can be done by accessing FPGA registers see chapter **4.1 Accessing FPGA registers**. For register description see chapter **3.3 Softcore processor** – **nios_cpu**.

PLL output frequency Fout can be calculated using following equation:

$$F_{ref} = \frac{F_{in}}{N} \qquad (1); \qquad F_{VCO} = F_{ref} * M \qquad (2); \qquad F_{out} = \frac{F_{VCO}}{C} \qquad (3);$$

where F_{ref} - PLL reference frequency, F_{VCO} - VCO frequency, F_{OUT} - Output frequency. See Cyclone IV datasheet for allowed frequency ranges.

4.4.1 RX PLL module - rxpll_top configuration (auto phase shift mode)

This example assumes that LMS7002M chip is already configured, outputs 20MHz clock on LMS_MCLK2 pin and LMS_DIQ2 interface outputs constant IQ values (I=0xAAA, Q=0x555). See **Table 27** for configuration sequence.

Table 27 rxpll_top configuration sequence in auto phase shift mode

N	CMD	Address (HEX)	Value (HEX)	Description
1	WR	0005	0000	Turn off direct clocking
2	WR	0025	01F0	Set PLL parameters
	VVIX	0023	8000	Set PLL index to 1 and rest bits to zero
3	WR	0023	8000	Set PLL index to 1 and rest bits to zero

N	CMD	Address (HEX)	Value (HEX)	Description
		0026	000A	N, M division bypass and odd division values. N, M division is not bypassed, odd division values enabled
		002A	0201	N, count value = 0x02 + 0x01 = 0x03 (3 DEC)
		002B	6261	M count value = 0x62 + 0x61 = 0xC3 (195 DEC)
		002E	2120	C0 count value = $0x21 + 0x20 = 0x41$ (65 DEC)
		002F	2120	C1 count value = 0x21 + 0x20 = 0x41 (65 DEC)
		0027	555a	Counter C0-C7 bypass and odd division control bits. C0 and C1 not bypassed, others bypassed. C0 and C1 odd division values enabled, others not enabled.
		0028	5555	Counter C7-C15 bypass and odd division control bits. All counters are bypassed.
		0023	0009	Trigger reconfiguration for PLL index 1.
		0023	6308	Release PLL reconfiguration bit, set PLL index - 1, cnt index - 3, phase shift - up, phase shift mode - auto
4	WR	0024	0207	Phase shift value = 0x0207 (519 DEC), represents 360 degrees (range in which auto phase shift is executed)
		0023	630a	Trigger auto phase shift for PLL index 1, cnt index 3, phase shift - up, phase shift mode - auto
5	RD	0021		Read PLL configuration status register and wait for configuration done (0x0005)
6	WR	0023	6308	Release PLL phase shift bit, set PLL index - 1, cnt index - 3, phase shift - up, phase shift mode - auto

4.4.2 TX PLL module - txpll_top configuration (auto phase shift mode)

This example assumes that LMS7002M chip is already configured, outputs 20MHz clock on LMS_MCLK1-2 pins, LimeLight digital loopback is enabled and FPGA rxpll_top module is already configured. See **Table 28** for configuration sequence.

Table 28 txpll_top configuration sequence in auto phase shift mode

N	CMD	Address (HEX)	Value (HEX)	Description
1	WR	000A	0200	Enable TX test pattern

N	CMD	Address (HEX)	Value (HEX)	Description
2	WR	0005	0000	Turn off direct clocking
3	WR	0025	01F0	Set PLL parameters
3	VVIX	0023	0000	Set PLL index to 0 and rest bits to zero
		0023	0000	Set PLL index to 0 and rest bits to zero
		0026	000A	N, M division bypass and odd division values. N, M division is not bypassed, odd division values enabled
		0002A	0201	N, count value = $0x02 + 0x01 = 0x03 (3 DEC)$
		002B	6261	M count value = 0x62 + 0x61 = 0xC3 (195 DEC)
		002E	2120	C0 count value = $0x21 + 0x20 = 0x41$ (65 DEC)
4	WR	002F	2120	C1 count value = 0x21 + 0x20 = 0x41 (65 DEC)
		0027	555a	Counter C0-C7 bypass and odd division control bits. C0 and C1 not bypassed, others bypassed. C0 and C1 odd division values enabled, others not enabled.
		0028	5555	Counter C7-C15 bypass and odd division control bits. All counters are bypassed.
		0023	0001	Trigger reconfiguration for PLL index 0.
		0023	6300	Release PLL reconfiguration bit, set PLL index - 0, cnt index - 3, phase shift - up, phase shift mode - auto
5	WR	0024	0207	Phase shift value = 0x0207 (519 DEC), represents 360 degrees (range in which auto phase shift is executed)
		0023	6302	Trigger auto phase shift for PLL index 0, cnt index 3, phase shift - up, phase shift mode - auto
6	RD	0021		Read PLL configuration status register and wait for configuration done (0x0005)
7	WR	0023	6300	Release PLL phase shift bit, set PLL index - 0, cnt index - 3, phase shift - up, phase shift mode - auto

4.5 Controlling TX and RX data stream

Data stream can be enabled when LMS7002M chip and FPGA PLL modules are configured. See chapters **4.2 Accessing LMS7002M registers** and **4.4 Configuring FPGA PLL module.**

To enable TX and RX data stream – follow FPGA register write sequence described in Table 29.

Table 29 enabling TX and RX data stream

N	CMD	Address (HEX)	Value (HEX)	Description
1	WR	000A	0000	Stop data stream
2	WR	0009	0000	Clear packet loss and reset timestamp bits.
3	WR	0009	0003	Clear packet loss flag and reset timestamp.
4	WR	0009	0000	Clear packet loss and reset timestamp bits.
5				Reset USB3.0 EP01 end EP81 endpoints (Use CMD_STREAM_RST command)
6	WR	0008	102	Set sample width -12, mode - TRXIQ, DDR - enabled, TRXIQ_PULSE mode - disabled, packet synchronization - enabled
7	WR	0007	0001	Set active channels - 1
8	WR	000A	0001	Start stream

To disable TX and RX data stream – follow FPGA register write sequence described in Table 30.

Table 30 disabling TX and RX data stream

N	CMD	Address (HEX)	Value (HEX)	Description
1	WR	000A	0000	Stop data stream

4.6 Using WFM player

WFM player requires that onboard clock generator Si5351C has to be configured to output 27MHz clock on CLK0 output and LMS7002M has to be configured. See **Table 31** for data loading sequence.

Table 31 WFM data loading

N	CMD	Address (HEX)	Value (HEX)	Description
1	WR	000C	0003	Enable both channels
2	WR	000E	0002	Set sample width to 16bit mode
4	WR	000D	0006	Enable WFM loading
5				Load WFM data to EP01 endpoint
6	WR	000D	0002	Disable WFM loading, start playing file