

PowerVR Instruction Set Reference

Copyright © Imagination Technologies Limited. All Rights Reserved.

This publication contains proprietary information which is subject to change without notice and is supplied 'as is' without warranty of any kind. Imagination Technologies, the Imagination logo, PowerVR, MIPS, Meta, Enigma and Codescape are trademarks or registered trademarks of Imagination Technologies Limited. All other logos, products, trademarks and registered trademarks are the property of their respective owners.

Filename : PowerVR Instruction Set Reference
Version : PowerVR SDK REL_17.1@4658063a External Issue
Issue Date : 07 Apr 2017
Author : Marton Tamas

Contents

1.	General Architecture Information	3
1.1.	PowerVR USC Core Overview	4
1.1.1.	Series 6 Core	4
1.1.2.	USC	4
1.1.3.	USC ALU	5
1.1.4.	Vertex Processing Pipeline	6
1.1.5.	Pixel Processing Pipeline	7
2.	Structure of ISR assembly code.....	8
2.1	General structure	8
2.2	Main Instruction Group	8
2.2.1	Example.....	8
2.2.2	Opcodes	8
2.2.3	Source arguments	8
2.2.4	Internal sources.....	9
2.2.5	Destination arguments	9
2.2.6	Complex instructions	9
2.2.7	Texture address unit.....	9
2.2.8	F16 Sum-Of-Products unit.....	9
2.3	Bitwise Instruction Group.....	9
2.3.1	Example.....	9
2.3.2	Opcodes	9
3.	Registers.....	11
3.1	Types of registers	11
4.	Instruction Modifiers	15
5.	Instructions list	18
5.1	Floating point instructions	18
7.2.	Data movement instructions	31
7.3.	Integer instructions	34
7.4.	Test instructions.....	42
6.5	Bitwise Instructions	48
6.6	Backend Instructions	56
6.7	Flow Control Instructions	59
7.8.	Conditional Instructions	61
7.9.	Data access Instructions	65
6.10	F64 Instructions	67
7.	Appendix.....	69
7.1	Special Constants.....	69

List of Figures

No table of figures entries found.

1. General Architecture Information

The Universal Shading Cluster (USC) assembly code described in this Instruction Set Reference (ISR) drives the USC component(s) of the PowerVR architecture.

The information in this document enables developers to write shaders that use the hardware more efficiently.

Even though most of the information in this document applies to the PowerVR Series 6XT architecture, we indicated parts that may not be applicable on all PowerVR architectures as **optional**. Refer to the main PowerVR ISR document (NDA required) for precise information regarding feature availability.

Below is the hierarchical description of a USC with the important parts in bold.

A **USC** comprises:

- USC Common Store (CS or USCCS)
- **USC Pipeline Datapaths (USCPDs)**
- Iterators
- DMA Output
- F64 ALU-Pipeline datapath (optional)

Each **USCPD** comprises:

- Unified Store (US)
- Bypass FIFO
- One **ALU Pipeline**

The **Arithmetic Logic Unit (ALU) Pipeline** in each USCPD comprises:

- ALU Instances
- Sideband/Control Bypass Pipeline
- Texture Address Unit (TAU) (optional)

Each **ALU Instance** contains a set of ALUs (see 'ALU Partitioning') and comprises:

- ALU Source unit – selects sources, and swizzles
- ALU Phase 0 – arithmetic operations for phase 0
- ALU Phase 1 – arithmetic operations for phase 1
- ALU Phase 2 – arithmetic operations for phase 2
- ALU Move – final multiplexing of results
- F16 ALU-phases (optional)

The pipeline operates in Single Instruction Multiple Data (SIMD) mode across multiple parallel data instances that are processed at a rate of one scalar component per clock (ie. it is not a vector pipeline).


1.1. PowerVR USC Core Overview

1.1.1. Series 6 Core

In the picture below, you can see a high level overview of the PowerVR Series 6 Graphics Processing Unit (GPU) core.

It can be seen that the vertex and fragment stages share the same Universal Shading Cluster (USC) cores, and these cores can either output their result to the Tiling Accelerator (TA) or the Pixel Back End (PBE). The USC cores are fed by 3 types of data masters and a scheduler. Each pair of USCs share a Texture Processing Unit (TPU).


The Texture Load Accelerator (TLA) handles converting texture data into optimal format and the acceleration of 2D surface operations such as blits.



1.1.2. USC

In this image you can see the layout of a single USC. It uses the Common Store (USCCS) for fetching uniform data, the iterator for getting interpolated varying data. It is fed by the fine grain scheduler that takes resident tasks to be executed.

The USC contains numerous ALU instances each working on a thread (may be vertex, pixel etc. task). There are 16 instances in a group. The instances in a group execute the same instructions. Each group of 1024 ALU instances share a Unified Store (US) that they can use to store data temporarily. Each ALU instance has space for about 24 floats there. Although it is possible to have more than 24 floats in the US for each ALU instance, it is not advised as in that case occupancy suffers.



1.1.3. USC ALU

In this image, you can see the layout of a single ALU pipeline. Most of the USC instructions run on this pipeline, and it is best to utilize all the stages in a given path in this pipeline.

For example:

(Optional) It is possible to execute two F16 (Sum of Products) SOP instructions plus the F32 <-> F16 conversions plus the mov/output/pack instruction in one cycle.


(Optional) Also, on some of the PowerVR hardware there is the possibility of executing 4 SOPMAD instructions in one cycle.

Alternatively, one could execute an FP32 (Multiply-Add) MAD and an FP32/INT32 MAD/UNPACK instruction plus a test (conditional) instruction plus the mov/output/pack instruction in one cycle. This allows for performing a conditional mov.

If there are bitwise work to be done, it is possible to issue a bitwise MASK or SHIFT/COUNT, a bitwise logical operation, a bitwise shift, a test and the mov/output/pack instructions in one cycle.

It is also possible to execute a single complex operation (ie. rcp) and a mov/output/pack instruction in one cycle.


Lastly, one can execute an interpolate/sample instruction plus the usual mov/output/pack instruction in one cycle.



1.1.4. Vertex Processing Pipeline


In this image, you can see the various stages a vertex goes through after being processed by the vertex shader.

The end result of this process is a list of primitives that are projected, clipped, plus a list containing which primitive belongs to a given tile.



1.1.5. Pixel Processing Pipeline

After the tiling process is complete, tiles are processed at the pixel stage. Primitives are rasterized, hidden surfaces are removed and plane equations are calculated for interpolating vertex data. Then, pixel shaders are executed and their result is written to the pixel buffer.



2. Structure of ISR assembly code

2.1 General structure

To aid programming, and to support instruction co-issue (where multiple instructions are issued, in a single clock cycle, to run in the multiple phases of the Universal Shading Cluster (USC) Pipeline Datapath (USCPD)), program instruction groups are used.

The Arithmetic Logic Unit (ALU) pipeline allows up to 6 instructions (1 per phase + backend) to be issued within a clock. These instructions are presented to the assembler as a "group" of instructions.

The general layout of an instruction group can be seen below:

[n]	:	[if (cond)]	# n is group number (if is optional)
		[Op 0]	# First op
		[Op 1]	# Second op (optional)
		..	
		[Op N]	# Nth operation (optional)

Note that some of the commands are removed in the interest of clarity. However, the main instructions are still there, so it is sufficient to optimize code based on the disassembly output.

2.2 Main Instruction Group

The Main ALU performs all floating point, integer operations and packing/unpacking operations. The operations are split into three phases that are fully exposed as separate entities where they are not being used for other functions.

The Main ALU may not be used at the same time as the Bitwise ALU.

2.2.1 Example

0	:	if (p0)	
		mul ft0, s0, s1	# phase 0 instruction
		mad ft1, s3, s4, s5	# ft1 drives w1 by default (second to last phase
present)			
		mul ft2, is0, ft0	# ft2 drives w0 by default (last phase present)
		tstz.f32 ftt, p0, is1	# test instruction always drives feedthrough ftt,
			# p0 write optional
		movc w0,w1, ftt, ft0, ft1	# ft1 or ft0 output to w0 (overrides default)
		uvs w0	# backend instruction

2.2.2 Opcodes

Phase 0, phase 1 and backend can each take one instruction. Phase 2 can take PACK, TEST and/or MOV instruction.

Instructions should appear in the code in phase order (zero to two) and if there is a TEST instruction it should appear before the MOV instruction.

Instructions do not need to be present for all phases. There are some restrictions on which combinations of phases can be present. Phase 1 can only be present if phase 0 is also present. Backend instructions can be present on their own or in combination with phase 0 and phase 2.

2.2.3 Source arguments

There are two groups of ALU inputs:

- S0, S1, S2
- S3, S4, S5

0, 1, 2 or 3 inputs may be used from each instruction group, but the lowest numbered inputs within each group must be used first.

Source arguments denote possible input registers in the reference section.

2.2.4 Internal sources

Internal feedthrough sources (FT0, FT1 and FT2) are generated by phase 0, 1 and 2 instructions respectively. These are shown as the destination (first argument) of the phase instructions.

Internal sources for phase 2 may need to be declared if phase two instructions are present. Phase 2 instructions can only choose from two pre-selected external sources in addition to FT0 and FT1 and these are named IS0 and IS1.

2.2.5 Destination arguments

ALU outputs are:

- W0
- W1

Destination arguments denote possible output registers in the reference section.

2.2.6 Complex instructions

Complex and Trigonometric instructions use the entire Main ALU and have fixed sources and destinations.

(Optional) However, when issued in Phase 1, Complex and Trigonometric instruction types can leave resources free in Phase 0 of the Main ALU to be coissued. They can also be coissued with F16SOP operations. FRED instructions can never be coissued and 32/64 bit integer instructions cannot be used in Phase 0.

2.2.7 Texture address unit

The texture address unit (TAU) is used to calculate texel memory addresses for a given set of texture coordinates. The texture address unit occupies all phases of the Main ALU, and is used via the GTA (Generate Texel Address) instruction. GTA has fixed sources and destinations.

The TAU processes four instances in parallel which allows common source data and calculations to be shared; for example, each instance reads only 32 bits of the 128-bit texture state.

2.2.8 F16 Sum-Of-Products unit

The F16 Sum-of-Products (SOP) unit is an F16 precision vector ALU, which may be used for operations such as alpha blending. Any F32 inputs are converted to F16 prior to performing calculations. The F16 SOP unit uses the entire Main ALU.

2.3 Bitwise Instruction Group

The Bitwise ALU performs all Bitwise and Logical operations. The Bitwise ALU may not be used at the same time as the Main ALU.

2.3.1 Example

0	: lsl ft2, s2, s1	# Shift1 instruction
	ftb ft3, ft2	# Count instruction, ft3 implicitly drives w1
	and ft4, ft2, s3	# Logical instruction
	asr ft5, ft4, s1, ft3	# Shift2 instruction, ft5 implicitly drives w0
	tz p0, ft5	# Test instruction

2.3.2 Opcodes

A bitwise instruction group consists of up to six instructions (grouped into three phases) which are associated with the following six functional units:

Phase 0:

- bitmask
- bit shift #1
- bit count

Phase 1:

- logical instruction

Phase 2:

- bit shift #2
- bit test

Different instructions are available for each functional unit. Not all six instructions have to be present, but those present must be arranged in the order shown in the table. The source declarations should be placed before the instructions and the destination declarations should be placed after the instructions.

In the code example above no instruction has been provided for the bitmask function in phase 0. So this logical unit is unused and the opcode for it will be set to a default value by the compiler.

In general the compiler will fill in default encoding values for unused instructions in any phase that is used. The programmer need not worry about phases and can just assign opcodes to functional blocks as required.

No bitwise instructions use multiple phases. There are no bitwise backend instructions.

3. Registers

3.1 Types of registers

Name:	Temporary			
Code:	Rn[IDXi, D]			
Access:	Read/write			
Max available:	248 (n)			
Description:	Temporary Registers are used for general purpose calculation and are uninitialised. Temporary Registers are allocated from the Unified Store and may be indexed (D is dimension can be [1, 2, 4, 8, 16], default value is 1 if omitted)			
Name:	Vertex Input			
Code:	Vin[IDXi, D]			
Access:	Read/write			
Max available:	248 (n)			
Description:	<p>Vertex Input Registers behave similarly to Temporary Registers except they contain pre-initialised inputs to each instance.</p> <p>Vertex Input Registers are allocated from the Unified Store and may be indexed.</p> <p>Example:</p> <table><tr><td><pre>void main() { gl_Position = inVertex; }</pre></td><td><pre>0 : mov ft0, vi3 mov ft0.e0.e1.e2.e3, ft0 uvsw.write ft0, 3;</pre></td></tr></table>		<pre>void main() { gl_Position = inVertex; }</pre>	<pre>0 : mov ft0, vi3 mov ft0.e0.e1.e2.e3, ft0 uvsw.write ft0, 3;</pre>
<pre>void main() { gl_Position = inVertex; }</pre>	<pre>0 : mov ft0, vi3 mov ft0.e0.e1.e2.e3, ft0 uvsw.write ft0, 3;</pre>			
Name:	Coefficient Registers (Normal / Alternate set)			
Code:	CFn[IDXi, D] CFAn[IDXi, D]			
Access:	Read/write			
Max available:	architecture dependent (n)			
Description:	<p>Coefficient Registers (and the alternate set) contain pre-initialised inputs shared between multiple instances of the same thread. They are normally read-only but may be written to if multiple instances ensure they do not clash by writing the same registers – the USC does not perform hazard checking for this.</p> <p>Coefficient Registers are allocated from the Common Store and may be indexed.</p> <p>They are used for interpolating vertex shader outputs between vertices.</p> <p>Example:</p> <table><tr><td><pre>void main() { fragColor = vec4(textureCoordinate, 0.0, 1.); }</pre></td><td><pre>0 : fitr.pixel r0, drc0, cf4, cf0, 2;</pre></td></tr></table>		<pre>void main() { fragColor = vec4(textureCoordinate, 0.0, 1.); }</pre>	<pre>0 : fitr.pixel r0, drc0, cf4, cf0, 2;</pre>
<pre>void main() { fragColor = vec4(textureCoordinate, 0.0, 1.); }</pre>	<pre>0 : fitr.pixel r0, drc0, cf4, cf0, 2;</pre>			

Name:	Shared Registers			
Code:	SHn[IDXi, D]			
Access:	Read/write			
Max available:	4096 (n)			
Description:	<p>Shared Registers contain pre-initialised inputs shared by an entire thread. They are normally read-only but may be written to if multiple instances ensure they do not clash by writing the same registers – the USC does not perform hazard checking for this. Shared Registers are allocated from the Common Store and may be indexed.</p> <p>Example:</p> <table><tr><td><pre>uniform vec4 t; void main() { fragColor = t; }</pre></td><td><pre>0 : mov ft0, sh0 mov r0.e0.e1.e2.e3, ft0 mov r1, sh1;</pre></td></tr></table>		<pre>uniform vec4 t; void main() { fragColor = t; }</pre>	<pre>0 : mov ft0, sh0 mov r0.e0.e1.e2.e3, ft0 mov r1, sh1;</pre>
<pre>uniform vec4 t; void main() { fragColor = t; }</pre>	<pre>0 : mov ft0, sh0 mov r0.e0.e1.e2.e3, ft0 mov r1, sh1;</pre>			
Name:	Index Registers			
Code:	IDXi			
Access:	Read/write			
Max available:	2 (i)			
Description:	The Index Registers are used to index other register banks and are uninitialised			
Name:	Pixel Output Registers			
Code:	On[IDXi, D]			
Access:	Read/write			
Max available:	architecture dependent (n)			
Description:	<p>Pixel Output Registers are used by each instance of a pixel shader to output data to the PBE module.</p> <p>If there are tiles per USC Pixel Output Registers are allocated from the Partition Store and may be indexed.</p> <p>If that's not the case Pixel Output Registers are allocated from the Common Store and may be indexed.</p>			
Name:	Special Constant			
Code:	SCn / SRn			
Access:	-SC: read-only -SR: some are Read/Write			
Max available:	240 (n)			
Description:	Special Constants contain fixed values that may be useful to an instance. These are always present for each thread (they do not have to be allocated from either Store) and			

	<p>are described in the tables below.</p> <p>The Special Constants logical memory space, SC, contains "Special Constants" – values which are truly constant – values which are constant for a particular instance of a program. To help with using shorter encodings the Special Constants are interleaved so the most commonly used are available with 6-bit offsets. They are interleaved 32 values each.</p> <p>8 offset registers are provided, registers 36-43.</p> <p>(Optional) Although offsets 0 to 7 are provided for Internal Registers, the actual number of Internal Registers and offsets depends on the configuration and will not exceed 8.</p> <p>(Optional) Although offsets 0 to 7 are provided for Slot Registers, the actual number of Slot Registers and offsets depends on the configuration and will not exceed 8. The total number of slot registers and internal registers will not exceed 8.</p> <p>You can find a list of these registers in the appendix sections Special Constants.</p> <p><u>Special Constants</u></p> <p>Example:</p> <table border="1"> <tr> <td> <pre>void main() { fragColor = vec4(1.0); }</pre> </td><td> <pre>0 : mov ft0, c64 #c64 = 1.0 : mov r0.e0.e1.e2.e3, ft0 : mov r1, c64;</pre> </td></tr> </table>	<pre>void main() { fragColor = vec4(1.0); }</pre>	<pre>0 : mov ft0, c64 #c64 = 1.0 : mov r0.e0.e1.e2.e3, ft0 : mov r1, c64;</pre>
<pre>void main() { fragColor = vec4(1.0); }</pre>	<pre>0 : mov ft0, c64 #c64 = 1.0 : mov r0.e0.e1.e2.e3, ft0 : mov r1, c64;</pre>		
Name:	Vertex Output Registers		
Code:	Von		
Access:	write-only		
Max available:	256 (n)		
Description:	<p>Vertex Output Registers are used by each instance to output data to the UVS module. They exist outside of the USC and as such are write-only using the UVSW instruction.</p> <p>Vertex Output Registers may be indexed.</p> <p>May only be written using the UVSW instruction</p>		
Name:	Dynamic Constant Registers (optional)		
Code:	DCn [IDX _i , D]		
Access:	read-only		
Max available:	16384 (n)		
Description:	<p>Dynamic Constant Registers are large arrays of constants that exist in main memory to which the USC manages windows of 16 read only registers per instance.</p> <p>Dynamic Constant Registers must be indexed.</p>		
Name:	Internal Registers (optional)		
Code:	In		
Access:	Read/write		
Max available:	architecture dependent (n)		
Description:	<p>Internal Registers used for general purpose calculation and are uninitialised.</p> <p>They are similar to Temporary Registers but are not allocated from the Unified Store –</p>		

	<p>instead there is a dedicated set per instance. As such they cannot be used for DMA or FITR operations.</p> <p>Internal Registers may not be indexed.</p> <p>The number of Internal Registers available is dependent on the configuration of Rogue and may range from not being available at all to 8 registers.</p>
Name:	Slot Registers (optional)
Code:	SIn
Access:	Read/write
Max available:	architecture dependent (n)
Description:	<p>Slot registers are used for general purpose calculations that are not dependent on data, e.g. loop counters. They are similar to a shared registers allocation that is not initialised in that only one instance will write into this register per instruction, however the Slot registers are not visible to other threads.</p> <p>The number of Slot Registers available is dependent on the configuration of Rogue and may range from not being available at all to 8 registers</p>

4. Instruction Modifiers

Modifier name	Description		
.ABS	<p>take absolute value</p> <table> <tr> <td> <pre>void main() { fragmentColor = abs(a); }</pre> </td><td> <pre>0 : mov ft0, sh0.abs mov ft1, sh1.abs mov r0, ft0; mov r1, ft1;</pre> </td></tr> </table>	<pre>void main() { fragmentColor = abs(a); }</pre>	<pre>0 : mov ft0, sh0.abs mov ft1, sh1.abs mov r0, ft0; mov r1, ft1;</pre>
<pre>void main() { fragmentColor = abs(a); }</pre>	<pre>0 : mov ft0, sh0.abs mov ft1, sh1.abs mov r0, ft0; mov r1, ft1;</pre>		
.ARRAY	<p>enables texture arrays</p> <table> <tr> <td> <pre>uniform highp sampler2DArray sampler; void main() { fragmentColor = texture(sampler, vec3(textureCoordinate, 0.0)); }</pre> </td><td> <pre>3 : smp2d.fcnorm.array drc0, sh4, r1, sh0, _, r0, 4;</pre> </td></tr> </table>	<pre>uniform highp sampler2DArray sampler; void main() { fragmentColor = texture(sampler, vec3(textureCoordinate, 0.0)); }</pre>	<pre>3 : smp2d.fcnorm.array drc0, sh4, r1, sh0, _, r0, 4;</pre>
<pre>uniform highp sampler2DArray sampler; void main() { fragmentColor = texture(sampler, vec3(textureCoordinate, 0.0)); }</pre>	<pre>3 : smp2d.fcnorm.array drc0, sh4, r1, sh0, _, r0, 4;</pre>		
.CLAMP	<p>Clamp is applied after absolute, but before negation. Clamps value to range [+0,1]</p>		
.COMPARISON	Enable comparison filtering in TPU		
.DIRECT	Direct DMA instruction; bypass the main ALU pipeline		
.E0	<p>Element selector for operations that operate on types narrower than 32-bit. This will normally be preceded by the data type (f16 etc.). For source, selects the part of the argument that forms an element For destination, broadcasts the result to these elements of destination. Reads from: bits 0-7</p>		
.E1	Reads from: bits 8-15		
.E2	Reads from: bits 16-23		
.E3	Reads from: bits 24-31		
.F16	Return packed F16 data		
.F32	Return packed F32 data		
.FCNORM	<p>Fixed point texture data, converted to floating point when returned to USC</p> <table> <tr> <td> <pre>void main() { fragmentColor = texture(sampler, ntextureCoordinate); }</pre> </td><td> <pre>0 : (ignorepe) { itrsm2d.pixel.fcnorm.schedwdf r0, 1, drc0, cf4, sh4, sh0, 4, cf0, }</pre> </td></tr> </table>	<pre>void main() { fragmentColor = texture(sampler, ntextureCoordinate); }</pre>	<pre>0 : (ignorepe) { itrsm2d.pixel.fcnorm.schedwdf r0, 1, drc0, cf4, sh4, sh0, 4, cf0, }</pre>
<pre>void main() { fragmentColor = texture(sampler, ntextureCoordinate); }</pre>	<pre>0 : (ignorepe) { itrsm2d.pixel.fcnorm.schedwdf r0, 1, drc0, cf4, sh4, sh0, 4, cf0, }</pre>		
.FLR	<p>Take floor part (before absolute/negate), NaN's, +/-inf and +/-0.0f are preserved</p> <table> <tr> <td> <pre>void main() { fragmentColor = floor(a); }</pre> </td><td> <pre>0 : fadd ft0, sh0.flr, c0 fadd ft1, sh1.flr, c0 mov r0, ft0; mov r1, ft1;</pre> </td></tr> </table>	<pre>void main() { fragmentColor = floor(a); }</pre>	<pre>0 : fadd ft0, sh0.flr, c0 fadd ft1, sh1.flr, c0 mov r0, ft0; mov r1, ft1;</pre>
<pre>void main() { fragmentColor = floor(a); }</pre>	<pre>0 : fadd ft0, sh0.flr, c0 fadd ft1, sh1.flr, c0 mov r0, ft0; mov r1, ft1;</pre>		
.INTEGER	U, [V] , [S], [T] and [Q] Sample Data are treated as integers		

Modifier name	Description
[.LODM]	LOD Mode possible values: -.BIAS -.REPLACE -.GRADIENT
.LP	Low Precision
.NEG	Negate <pre> void main() { fragmentColor = -a; } </pre> <pre> 0 : mov ft0, sh0.neg mov ft1, sh1.neg mov r0, ft0; mov r1, ft1; </pre>
.NNCOORDS	Non Normalised Coordinates
.ONEMINUS	$x = 1 - x$
.PPLOD	Per Pixel LOD is enabled – only valid when LODM = Bias or Replace
.PROJ	Per Pixel LOD is enabled – only valid when LODM = Bias or Replace
.ROUNDZERO	Rounds value to zero
.SAT	Saturate iterated coordinates to 0.0..1.0 <pre> void main() { fragmentColor = clamp(a, 0.0, 1.0); } </pre> <pre> 0 : fadd.sat ft0, sh0, c0 fadd.sat ft1, sh1, c0 mov r0, ft0; mov r1, ft1; </pre>
[.SBMode]	Sample Bypass Mode possible values: -.DATA -.INFO -.BOTH <pre> uniform highp sampler2DShadow sampler; void main() { fragmentColor = vec4(texture(sampler, vec3(textureCoordinate, 0.0))); } </pre> <pre> 11 : smp2d.fcnorm.both drc0, sh12, r1, sh4, _, r0, 1; </pre>
.SNO	Sample Number is supplied
.SOO	Sample Offset is supplied <pre> void main() { fragmentColor = textureOffset(sampler, textureCoordinate, ivec2(1, 1)); } </pre> <pre> 9 : if(!p0) { smp2d.fcnorm.soo drc0, sh8, r32, sh0, _, r0, 4; } </pre>
.TAO	Texture Address Override

Modifier name	Description
[.type]	Data type possible values: -.F32 -.U16 -.S16 -.U8 -.S8 -.U32 -.S32
.ZABS	Absolute modifier for the toF16 operand of the Z term
.ZCLAMP	Clamp bit for the toF16 operand of the Z term

5. Instructions list

5.1 Floating point instructions

Name:	FMAD	
Format:	FMAD dest, source1, source2, source3	
Phase0:	FMAD{.LP}{.SAT} FT0, S0{.ABS}{.NEG}, S1{.ABS}{.NEG}, S2{.ABS}{.NEG}{.FLR}	
Phase1:	FMAD{.LP}{.SAT} FT1, S3{.ABS}{.NEG}, S4{.ABS}{.NEG}, S5{.ABS}{.NEG}{.FLR}	
Phase2:		
Description:	FT0 = S0 * S1 + S2 FT1 = S3 * S4 + S5	
	<pre>void main() { fragColor = a * b + c; }</pre>	<pre>2 : fmad ft0, sh5, i3, sh9 fmad ft1, sh4, i1, i0 mov r0, ft1; mov r1, ft0;</pre>
Name:	FADD	
Format:	FADD dest, source1, source2	
Phase0:	FADD{.SAT} FT0, S0{.ABS}{.NEG}{.FLR}, S1{.ABS}	
Phase1:	FADD{.SAT} FT1, S3{.ABS}{.NEG}{.FLR}, S4{.ABS}	
Phase2:	FADD{.SAT} FT2, IS3{.ABS}{.NEG}, FTE{.ABS}	
Description:	FT0 = S0 + S1 FT1 = S3 + S4 FT2 = IS3 + FTE	
	<pre>void main() { fragColor = a + b; }</pre>	<pre>1 : fmad ft0, sh4, c64, sh0 fadd ft1, sh5, i0 mov r0, ft0; mov r1, ft1;</pre>
Name:	FMUL	
Format:	FMUL dest, source1, source2	
Phase0:	FMUL{.SAT} FT0, S0{.ABS}{.NEG}{.FLR}, S1{.ABS}	
Phase1:	FMUL{.SAT} FT1, S3{.ABS}{.NEG}{.FLR}, S4{.ABS}	
Phase2:	FMUL{.SAT} FT2, IS3{.ABS}{.NEG}, FTE{.ABS}	

Description:	$FT0 = S0 * S1$ $FT1 = S3 * S4$ $FT2 = IS3 * FTE$ <div> <div> <pre>void main() { fragColor = a * b; }</pre> </div> <div> <pre>1 : fmul ft0, sh4, i1 fmul ft1, sh5, i0 mov r0, ft0; mov r1, ft1;</pre> </div> </div>
Name:	FRCP
Format:	FRCP dest, source
Phase0:	FRCP W0{.F16.E0.E1}, S0{.F16.E0 .F16.E1}{.ABS}{.NEG}
Phase1:	
Phase2:	
Description:	$W0 = 1 / S0$ Special cases: FRCP(NaN) = +NaN FRCP(+/-INF) = +/-0 FRCP(+/-0) = +/-INF FRCP(+/-1.0) = +/-1.0 exactly <div> <div> <pre>void main() { fragColor = 1.0 / a; }</pre> </div> <div> <pre>0 : frcp r0, sh0</pre> </div> </div>
Name:	FRSQ
Format:	FRSQ dest, source
Phase0:	FRSQ W0{.F16.E0.E1}, S0{.F16.E0 .F16.E1}{.ABS}{.NEG}
Phase1:	
Phase2:	

Description:	<p>$W0 = 1 / \text{sqrt}(S0)$</p> <p>Special cases: FRSQ(Any NaN) = +NaN FRSQ (+INF) = +0 FRSQ (+/-0) = +/-INF FRSQ(-X) = +NaN FRSQ(1.0) = 1.0 exactly</p> <table border="1" data-bbox="379 551 1402 656"> <tr> <td data-bbox="379 551 890 656"> <pre>void main() { fragColor = 1.0 / sqrt(a); }</pre> </td><td data-bbox="898 551 1402 656"> <pre>0 : frsq r0, sh0</pre> </td></tr> </table>	<pre>void main() { fragColor = 1.0 / sqrt(a); }</pre>	<pre>0 : frsq r0, sh0</pre>
<pre>void main() { fragColor = 1.0 / sqrt(a); }</pre>	<pre>0 : frsq r0, sh0</pre>		
Name:	FSQRT		
Format:	FSQRT dest, source		
Phase0:	FSQRT W0{.F16.E0.E1}, S0{.F16.E0 .F16.E1}{.ABS}{.NEG}		
Phase1:			
Phase2:			
Description:	<p>$W0 = \text{sqrt}(S0)$</p> <table border="1" data-bbox="379 1144 1402 1249"> <tr> <td data-bbox="379 1144 890 1249"> <pre>void main() { fragColor = sqrt(a); }</pre> </td><td data-bbox="898 1144 1402 1249"> <pre>0 : fsqrt r0, sh0</pre> </td></tr> </table>	<pre>void main() { fragColor = sqrt(a); }</pre>	<pre>0 : fsqrt r0, sh0</pre>
<pre>void main() { fragColor = sqrt(a); }</pre>	<pre>0 : fsqrt r0, sh0</pre>		
Name:	FLOG		
Format:	FLOG dest, source		
Phase0:	FLOG W0{.F16.E0.E1}, S0{.F16.E0 .F16.E1}{.ABS}{.NEG}		
Phase1:			
Phase2:			

Description:	<p>$W0 = \log_2(S0)$</p> <p>Special cases: $\log_2(\text{Any NaN}) = +\text{NaN}$ $\log_2(+\text{INF}) = +\text{INF}$ $\log_2(+/-0) = -\text{INF}$ $\log_2(-X) = +\text{NaN}$ $\log_2(1.0) = +0.0$</p> <table border="1" data-bbox="379 548 1398 651"> <tr> <td data-bbox="379 548 890 651"> <pre>void main() { fragColor = log2(a); }</pre> </td><td data-bbox="890 548 1398 651"> <pre>0 : flog r0, sh0</pre> </td></tr> </table>	<pre>void main() { fragColor = log2(a); }</pre>	<pre>0 : flog r0, sh0</pre>
<pre>void main() { fragColor = log2(a); }</pre>	<pre>0 : flog r0, sh0</pre>		
Name:	FEXP		
Format:	FEXP dest, source		
Phase0:	FEXP W0{.F16.E0.E1}, S0{.F16.E0 .F16.E1}{.ABS}{.NEG}		
Phase1:			
Phase2:			
Description:	<p>$W0 = \exp_2(S0)$</p> <p>Special cases: $\exp_2(\text{Any NaN}) = +\text{NaN}$ $\exp_2(+\text{INF}) = +\text{INF}$ $\exp_2(+/-0) = +1.0$</p> <table border="1" data-bbox="379 1337 1398 1440"> <tr> <td data-bbox="379 1337 890 1440"> <pre>void main() { fragColor = exp2(a); }</pre> </td><td data-bbox="890 1337 1398 1440"> <pre>0 : fexp r0, sh0</pre> </td></tr> </table>	<pre>void main() { fragColor = exp2(a); }</pre>	<pre>0 : fexp r0, sh0</pre>
<pre>void main() { fragColor = exp2(a); }</pre>	<pre>0 : fexp r0, sh0</pre>		
Name:	GCMP		
Format:	GCMP dest, source		
Phase0:	GCMP W0{.F16.E0.E1}, S0{.F16.E0 .F16.E1}{.ABS}{.NEG}		
Phase1:			
Phase2:			
Description:	<p>Gamma compression</p> <p>$W0 = \text{gcmp}(S0)$</p>		

Name:	GEXP
Format:	GEXP dest, source
Phase0:	GEXP W0{.F16.E0.E1}, S0{.F16.E0 .F16.E1}{.ABS}{.NEG}
Phase1:	
Phase2:	
Description:	Gamma expansion W0 = gexp(S0)
Name:	F16SOP
Format:	F16SOP jDest, kDest, movDest, jArgumentA, jArgumentE, jOp, jArgumentB, jArgumentF, kArgumentC, kArgumentG, kOp, kArgumentD, kArgumentH, movSource
Phase0:	F16SOP W0{.E0 .E1}.jOut, (W0 W1){.E0 .E1}.kOut, (W1 _), Sn{.E0 .E1}{.NEG}, (Sn 0){.E0 .E1}{.ONEMINUS}, jOp, Sn{.E0 .E1}{.NEG}, (Sn 0){.E0 .E1}{.ONEMINUS}, Sn{.E0 .E1}{.NEG}, (Sn 0){.E0 .E1}{.ONEMINUS}, kOp, Sn{.E0 .E1}{.NEG}, (Sn 0){.E0 .E1}{.ONEMINUS}, (S3 _)
Phase1:	
Phase2:	

Description:	16-bit floating point sum of products, one source	
	<pre> a, b, c, d = {S0, S1, S2, S3, S4, S5}. z = min(s1, 1 - s0) e, f, g, h = {S0, S1, S2, S3, S4, S5} or z. v, w, x, y = {S0, S1, S2, S3, S4, S5}. jop = any of {add, sub, min, max, rsub, mad} kop = any of {add, sub, min, max, rsub} if (jop == mad) { W0.e0 = a*e+v W1.e0 = b*f+x W0.e1 = c*g+w W1.e1 = d*h+y } else { j = (a * e) jop (b * f) k = (c * g) kop (d * h) if (rfmt(1) = 1) { w1 = toF32([k) w0 = toF32([j) } else if (rfmt(0) = 1) then { w0[31:16] = one of {j, a, b} w0[15:0] = one of {k, c, d} } else { w0[31:16] = one of {k, c, d} w0[15:0] = one of {j, a, b} } } </pre>	
	<pre> void main() { mediump vec4 a16 = a; mediump vec4 b16 = b; mediump vec4 c16 = c; fragColor = a16 * b16 + c16; } </pre>	<pre> 2 : sop r0.joutj, sh4, i3, add, sh8, 0.oneminus sop r1.koutk, sh5, i1, add, i0, 0.oneminus </pre>
Name:	SOPMOV	
Format:	SOPMOV movDest, movSource	
Phase0:	SOPMOV.U8{.ZABS}{.ZCLAMP} W0, W1, S3	
Phase1:		
Phase2:	SOPMOV (W1 _), (S3 _)	
Description:	MOV part of the F16SOP operation.	

Name:	F16SOP.MAD
Format:	F16SOP.MAD dest1, dest2, dest3, dest4, argumentA1, argumentE1, argumentV1, argumentC2, argumentG2, argumentX2, argumentB3, argumentF3, argumentW3, argumentD4, argumentH4, argumentY4
Phase0:	F16SOP.MAD W0{.F16}{.E0}{.CLAMP}, W0{.F16}{.E1}{.CLAMP}, W1{.F16}{.E0}{.CLAMP}, W1{.F16}{.E1}{.CLAMP}, Sn{.U8 .F16}{.E0 .E1 .E2 .E3}{.NEG}{.ABS}{.FLR}, (Sn 0){.U8 .F16}{.E0 .E1 .E2 .E3}{.ONEMINUS}{.CLAMP}{.ABS}, (Sn 0){.U8 .F16}{.E0 .E1 .E2 .E3}{.NEG}{.CLAMP}{.ABS}{.FLR}, Sn{.U8 .F16}{.E0 .E1 .E2 .E3}{.NEG}{.ABS}{.FLR}, (Sn 0){.U8 .F16}{.E0 .E1 .E2 .E3}{.ONEMINUS}{.CLAMP}{.ABS}, (Sn 0){.U8 .F16}{.E0 .E1 .E2 .E3}{.NEG}{.CLAMP}{.ABS}{.FLR}, Sn{.U8 .F16}{.E0 .E1 .E2 .E3}{.NEG}{.ABS}{.FLR}, (Sn 0){.U8 .F16}{.E0 .E1 .E2 .E3}{.ONEMINUS}{.CLAMP}{.ABS}, (Sn 0){.U8 .F16}{.E0 .E1 .E2 .E3}{.NEG}{.CLAMP}{.ABS}{.FLR}, Sn{.U8 .F16}{.E0 .E1 .E2 .E3}{.NEG}{.ABS}{.FLR}, (Sn 0){.U8 .F16}{.E0 .E1 .E2 .E3}{.ONEMINUS}{.CLAMP}{.ABS}, (Sn 0){.U8 .F16}{.E0 .E1 .E2 .E3}{.NEG}{.CLAMP}{.ABS}{.FLR}
Phase1:	
Phase2:	
Description:	<p>Multiply-add 16-bit floating point sum of products, one source It's possible to do 4 SOPMADs in one cycle.</p> <pre> void main() { mediump vec4 a16 = a; mediump vec4 b16 = b; mediump vec4 c16 = c; fragColor = a16 * b16 + c16; } </pre> <pre> 2 : sop r0.joutj, sh4, i3, add, sh8, 0.oneminus sop r1.koutk, sh5, i1, add, i0, 0.oneminus </pre>
Name:	F16SOP.U8
Format:	F16SOP.U8 jDest, kDest, movDest, jArgumentA, jArgumentE, jOp, jArgumentB, jArgumentF, kArgumentC, kArgumentG, kOp, kArgumentD, kArgumentH, movSource
Phase0:	F16SOP.U8{.ZABS}{.ZCLAMP} W0{.U8}{.E0 .E1 .E2 .E3}.JOUTJC, W0{.U8}{.E0 .E1 .E2 .E3}.KOUTKC, W1, Sn{.U8 .F16}{.E0 .E1 .E2 .E3}{.NEG}{.CLAMP}{.ABS}, (Sn 0){.U8 .F16}{.E0 .E1 .E2 .E3}{.ONEMINUS}{.CLAMP}{.ABS}, jOp, Sn{.U8 .F16}{.E0 .E1 .E2 .E3}{.NEG}{.CLAMP}{.ABS}, (Sn 0){.U8 .F16}{.E0 .E1 .E2 .E3}{.ONEMINUS}{.CLAMP}{.ABS}, Sn{.U8 .F16}{.E0 .E1 .E2 .E3}{.NEG}{.CLAMP}{.ABS}, (Sn 0){.U8 .F16}{.E0 .E1 .E2 .E3}{.ONEMINUS}{.CLAMP}{.ABS}, kOp, Sn{.U8 .F16}{.E0 .E1 .E2 .E3}{.NEG}{.CLAMP}{.ABS}, (Sn 0){.U8 .F16}{.E0 .E1 .E2 .E3}{.ONEMINUS}{.CLAMP}{.ABS}, S3
Phase1:	
Phase2:	
Description:	<p>Unsigned 8-bit floating point sum of products, one source Output elements can be in F16 or U8 format, depending on the mode of operation.</p>

Name:	SOPMOV.U8
Format:	SOPMOV.U8 dest, movDest, movSource
Phase0:	SOPMOV.U8{.ZABS}{.ZCLAMP} W0, W1, S3
Phase1:	
Phase2:	
Description:	MOV part of unsigned 8-bit floating point sum of products, one source
Name:	F16SOP.U8MAD
Format:	F16SOP.U8MAD dest1, dest2, dest3, dest4, movDest, argumentA1, argumentE1, argumentV1, argumentC2, argumentG2, argumentX2, argumentB3, argumentF3, argumentW3, argumentD4, argumentH4, argumentY4, movSource
Phase0:	F16SOP.U8MAD W0{.U8}{.E0}{.CLAMP}, W0{.U8}{.E1}{.CLAMP}, W0{.U8}{.E2}{.CLAMP}, W0{.U8}{.E3}{.CLAMP}, W1, Sn{.U8 .F16}{.E0 .E1 .E2 .E3}{.NEG}{.ABS}{.FLR}, (Sn 0){.U8 .F16}{.E0 .E1 .E2 .E3}{.ONEMINUS}{.CLAMP}{.ABS}, (Sn 0){.U8 .F16}{.E0 .E1 .E2 .E3}{.NEG}{.CLAMP}{.ABS}{.FLR}, Sn{.U8 .F16}{.E0 .E1 .E2 .E3}{.NEG}{.ABS}{.FLR}, (Sn 0){.U8 .F16}{.E0 .E1 .E2 .E3}{.ONEMINUS}{.CLAMP}{.ABS}, (Sn 0){.U8 .F16}{.E0 .E1 .E2 .E3}{.NEG}{.CLAMP}{.ABS}{.FLR}, Sn{.U8 .F16}{.E0 .E1 .E2 .E3}{.NEG}{.ABS}{.FLR}, (Sn 0){.U8 .F16}{.E0 .E1 .E2 .E3}{.ONEMINUS}{.CLAMP}{.ABS}, (Sn 0){.U8 .F16}{.E0 .E1 .E2 .E3}{.NEG}{.CLAMP}{.ABS}{.FLR}, Sn{.U8 .F16}{.E0 .E1 .E2 .E3}{.NEG}{.ABS}{.FLR}, (Sn 0){.U8 .F16}{.E0 .E1 .E2 .E3}{.ONEMINUS}{.CLAMP}{.ABS}, (Sn 0){.U8 .F16}{.E0 .E1 .E2 .E3}{.NEG}{.CLAMP}{.ABS}{.FLR}, SO
Phase1:	
Phase2:	
Description:	Multiply-add unsigned 8-bit floating point sum of products, one source
Name:	SOPU8MADMOV
Format:	SOPU8MADMOV movDest, movSource
Phase0:	
Phase1:	
Phase2:	SOPU8MADMOV W1, S0
Description:	MOV part of Multiply-add unsigned 8-bit floating point sum of products, one source

Name:	MBYP	
Format:	MBYP dest, source	
Phase0:	MBYP FT0, S0{.NEG}{.ABS}	
Phase1:	MBYP FT1, S3{.NEG}{.ABS}	
Phase2:		
Description:	FT0 = S0 FT1 = S3	
Name:	FDSX	
Format:	FDSX dest, source	
Phase0:	FDSX FT0, S0{.NEG}{.ABS}	
Phase1:	FDSX FT1, S3{.NEG}{.ABS}	
Phase2:		
Description:	Gradient in x direction, one source D = Pix1 – Pix0	
	<pre>void main() { vec4 data = texture(texture0, textureCoordinate); fragColor = dFdx(data); }</pre>	<pre>4 : fdsx ft0, r2 fdsx ft1, r3 mov r0, ft0; mov r1, ft1;</pre>
Name:	FDSY	
Format:	FDSY dest, source	
Phase0:	FDSY FT0, S0{.NEG}{.ABS}	
Phase1:	FDSY FT1, S3{.NEG}{.ABS}	
Phase2:		
Description:	Gradient in y direction, one source D = Pix2 – Pix0	
	<pre>void main() { vec4 data = texture(texture0, textureCoordinate); fragColor = dFdy(data); }</pre>	<pre>4 : fdsy ft0, r2 fdsy ft1, r3 mov r0, ft0; mov r1, ft1;</pre>

Name:	FDSXF
Format:	FDSXF dest, source
Phase0:	FDSXF FT0, S0{.NEG}{.ABS}
Phase1:	FDSXF FT1, S3{.NEG}{.ABS}
Phase2:	
Description:	Gradient in x direction, one source If (Pix0, Pix1) $D = \text{Pix1} - \text{Pix0}$ If (Pix2, Pix3) $D = \text{Pix3} - \text{Pix2}$ (DX 11 version)
Name:	FDSYF
Format:	FDSYF dest, source
Phase0:	FDSYF FT0, S0{.NEG}{.ABS}
Phase1:	FDSYF FT1, S3{.NEG}{.ABS}
Phase2:	
Description:	Gradient in y direction, one source If (Pix0, Pix2) $D = \text{Pix2} - \text{Pix0}$ If (Pix1, Pix3) $D = \text{Pix3} - \text{Pix1}$ (DX 11 version)
Name:	CONVERTTOF64
Format:	CONVERTTOF64.format dest1, dest2, source
Phase0:	
Phase1:	
Phase2:	CONVERTTOF64.(F32 S32 U32) FT0, FT2, IS3
Description:	Convert (Pack) from 32-bit to 64-bit by data format. Dest FT0 contains 32-bit LSBs Dest FT2 contains 32-bit MSBs
Name:	CONVERTFROMF64

Format:	CONVERTFROMF64.format dest, source1, source2
Phase0:	CONVERTFROMF64.(F32 S32 U32) FT0, S0, S2
Phase1:	
Phase2:	
Description:	<p>Convert (Unpack) from 64-bit to 32-bit by data format.</p> <p>Source S0 contains 32-bit LSBs</p> <p>Source S2 contains 32-bit MSBs</p>
Name:	FSINC
Format:	FSINC dest, destPred, source
Phase0:	FSINC W0, P0, S0
Phase1:	
Phase2:	
Description:	<p>Trigonometric '(sine x) / x', one source.</p> <p>Used for calculating sin(x).</p> <p>W0 = sinc(S0)</p> <p>P = perform final multiply</p> <ol style="list-style-type: none"> 1. Behaviour is not defined for input outside of [-1,1] range 2. sinc(Any NaN) = +NaN 3. Any input with an exponent < (103) produces pi/2. <div> <pre>void main() { fragColor = sin(a); }</pre> <pre>2 : fsinc r0, p0, i0</pre> </div>
Name:	FARCTANC
Format:	FARCTANC dest, source
Phase0:	FARCTANC W0, S0
Phase1:	
Phase2:	

Description:	<p>Trigonometric '(arctan x)/x', one source. Used for calculating atan(x).</p> <p>W0 = arctanc(S0)</p> <ol style="list-style-type: none"> Behaviour is not defined for input outside of [-1,1] range FARCTAN(Any NaN) = +NaN Any input < 0x39C00000 produces 1.0 <table border="1" data-bbox="379 510 1390 607"> <tr> <td> <pre>void main() { fragColor = atan(a); }</pre> </td><td> <pre>5 : if(p0) { farctanc i0, i1 }</pre> </td></tr> </table>	<pre>void main() { fragColor = atan(a); }</pre>	<pre>5 : if(p0) { farctanc i0, i1 }</pre>
<pre>void main() { fragColor = atan(a); }</pre>	<pre>5 : if(p0) { farctanc i0, i1 }</pre>		
Name:	FRED		
Format:	<p>FRED.SIN dest1, dest2, destPred, iterationCount, source1, source2 FRED.COS dest1, dest2, predicate, iterationCount, source1, source2</p>		
Phase0:	<p>FRED.SIN{.part} W0, W1, (P0 _), iterationCount, S0{.NEG}{.ABS}, (S3 _) FRED.COS{.part} W0, W1, (P0 _), iterationCount, S0{.NEG}{.ABS}, (S3 _)</p>		
Phase1:			
Phase2:			
Description:	<p>Trigonometric range reduction, sine/cosine. Used for making sin/cos/etc. operations' results more precise.</p> <p>If iteration = 0 and PARTA: W0 = Range Reduce(S0) W1 = Range Reduce(S0)(data for PARTB) For all other cases: W0 = Range Reduce(S0, S3) (result – PARTB only) W1 = Range Reduce(S0, S3) (data for PARTB or next itr) Where S0 is the original input value and S3 is the data from the previous iteration. If P0 is set then P = Perform further iteration This instruction happens in two parts, both parts are required (see example usage below) W0 does not contain any useful data in part A and may be discarded. W1 may be discarded on the last iteration</p> <table border="1" data-bbox="379 1715 1390 1861"> <tr> <td> <pre>void main() { fragColor = sin(a); }</pre> </td><td> <pre>0 : fred.sin i1, i0, _, 0, sh0, 1 : fred.sin.partb i0, ft0, _, 0, sh0, i0 2 : fsinc r0, p0, i0</pre> </td></tr> </table>	<pre>void main() { fragColor = sin(a); }</pre>	<pre>0 : fred.sin i1, i0, _, 0, sh0, 1 : fred.sin.partb i0, ft0, _, 0, sh0, i0 2 : fsinc r0, p0, i0</pre>
<pre>void main() { fragColor = sin(a); }</pre>	<pre>0 : fred.sin i1, i0, _, 0, sh0, 1 : fred.sin.partb i0, ft0, _, 0, sh0, i0 2 : fsinc r0, p0, i0</pre>		
Name:	GTA		

Format:	GTA dest1, dest2, destPredOutOfBounds, sourceLookUp, sourceTextureState, sourceUCoord, sourceVCoord, sourceSTQ
Phase0:	
Phase1:	
Phase2:	GTA{.ARRAY} W0, W1, (P0 _), S3, S0, S1, S4, S5
Description:	Generate Texel Address: BurstLength, DataSize, Address P0 is set if out of bounds

7.2. Data movement instructions

Name:	MOV
Format:	MOV dest, sourceMovW0
Phase0:	
Phase1:	
Phase2:	MOV W0{.E0}{.E1}{.E2}{.E3}, (FT0 FT1 FT2 FTE)
Description:	<p>Data movement</p> <p>Modifies the multiplexer assignments for W0 allowing emulation of masked writes. The source selected from MovW0 (FT0 FT1 FT2 FTE) will be used as W0 output for all bytes for which a MaskW0 element (E0, E1, E2, E3) has been set.</p> <p>For those bytes where the MaskW0 element has not been set, the W0 output comes from the source selected by IS4.</p>
Name:	MOVC
Format:	MOVC dest1, dest2, sourceAW, sourceMovW0, sourceMovW1
Phase0:	
Phase1:	
Phase2:	MOVC W0{.E0}{.E1}{.E2}{.E3}, W1, FTT, (FT0 FT1 FT2 FTE), (FT0 FT1 FT2 FTE)
Description:	<p>Conditional data movement</p> <p>A test is mandatory in the instruction group for MOVC.</p> <p>If the test result is true, then the W0 assignments are modified as for MOV, and W1 is assigned the source selected from MovW1 (the second FT0 FT1 FT2 FTE) .</p> <p>If the test result is false, W0 and W1 are assigned as per IS4 and IS5.</p> <p>If MaskW0 is not specified, the default value (all elements set/bits are "1111") is assumed.</p>
Name:	PCK
Format:	PCK.format dest, source
Phase0:	
Phase1:	
Phase2:	PCK.format{.SCALE}{.ROUNDZERO} FT2, IS3

Description:	<p>Pack by data format</p> <p>Packed formats are defined as comprising a number of scalars, R0 to Rn. A PCK in an instruction group with a REPEAT instruction group modifier of n converts values from n sequential register locations into a single result.</p> <p>FT2 = pack(IS3)</p> <p>Data formats supported:</p> <p>U8888 S8888 S8888OGL O8888 U1616 S1616 S1616OGL O1616 F16F16 U32 S32 F32 F32MASK U1010102 S1010102 2F102F10F10 U111110 S111110 F111110 SE9995 U565U565 COVERAGEMASK (PCK only) S8D24 D24S8 CONST0 (PCK only) CONST1 (PCK only)</p> <table border="1" data-bbox="379 1485 1401 1641"> <tr> <td data-bbox="379 1485 890 1641"> <pre>void main() { fragColor = vec4(float(int(a))); }</pre> </td><td data-bbox="890 1485 1401 1641"> <pre>0 : pck.s32.rndzero ft2, sh0 mov i0, ft2; 1 : unpck.s32 ft0, i0.e0 mov r0.e0.e1.e2.e3, ft0 mov r1, ft0;</pre> </td></tr> </table>	<pre>void main() { fragColor = vec4(float(int(a))); }</pre>	<pre>0 : pck.s32.rndzero ft2, sh0 mov i0, ft2; 1 : unpck.s32 ft0, i0.e0 mov r0.e0.e1.e2.e3, ft0 mov r1, ft0;</pre>
<pre>void main() { fragColor = vec4(float(int(a))); }</pre>	<pre>0 : pck.s32.rndzero ft2, sh0 mov i0, ft2; 1 : unpck.s32 ft0, i0.e0 mov r0.e0.e1.e2.e3, ft0 mov r1, ft0;</pre>		
Name:	UNPCK		
Format:	UNPCK.format dest, source		
Phase0:	UNPCK.format{.SCALE}{.ROUNDZERO} FT0, S0{.E0 .E1 .E2 .E3}		
Phase1:			
Phase2:			

Description:	<p>Unpack by data format</p> <p>Similarly UPCK with a REPEAT of n produce results in n sequential register locations. FT0 = unpack(S0)</p> <p>Data formats supported:</p> <p>U8888 S8888 S8888OGL O8888 U1616 S1616 S1616OGL O1616 F16F16 U32 S32 F32 F32MASK U1010102 S1010102 2F102F10F10 U111110 S111110 F111110 SE9995 U565U565 S8D24 D24S8</p> <table border="1" data-bbox="379 1301 1398 1404"> <tr> <td data-bbox="379 1301 890 1404"> <pre>void main() { fragColor = vec4(float(i)); }</pre> </td><td data-bbox="890 1301 1398 1404"> <pre>0 : unpack.s1616 ft0, sh0.e0 mov r0.e0.e1.e2.e3, ft0 mov r1, ft0;</pre> </td></tr> </table>	<pre>void main() { fragColor = vec4(float(i)); }</pre>	<pre>0 : unpack.s1616 ft0, sh0.e0 mov r0.e0.e1.e2.e3, ft0 mov r1, ft0;</pre>
<pre>void main() { fragColor = vec4(float(i)); }</pre>	<pre>0 : unpack.s1616 ft0, sh0.e0 mov r0.e0.e1.e2.e3, ft0 mov r1, ft0;</pre>		

7.3. Integer instructions

Name:	UADD8	
Format:	UADD8 dest, source1, source2	
Phase0:	UADD8{.SAT} FT0, S0{.NEG}{.ABS}{.E0 .E1 .E2 .E3}, S1{.ABS}{.E0 .E1 .E2 .E3}	
Phase1:		
Phase2:		
Description:	Unsigned 8-bit add FT0 = S0 + S1 Saturate 0..255	
	<pre>uniform lowp uint a; uniform lowp uint b; uniform lowp uint c; void main() { fragColor = vec4(a + b); }</pre>	<pre>1 : uadd8 ft0, sh1.e0, i0.e0 mov i0, ft0;</pre>
Name:	UMUL8	
Format:	UMUL8 dest, source1, source2	
Phase0:	UMUL8{.SAT} FT0, S0{.NEG}{.ABS}{.E0 .E1 .E2 .E3}, S1{.ABS}{.E0 .E1 .E2 .E3}	
Phase1:		
Phase2:		
Description:	Unsigned 8-bit multiply FT0 = S0 * S1	
	<pre>uniform lowp uint a; uniform lowp uint b; uniform lowp uint c; void main() { fragColor = vec4(a * b); }</pre>	<pre>1 : umul8 ft0, sh1.e0, i0.e0 mov i0, ft0;</pre>
Name:	UMAD8	
Format:	UMAD8 dest, source1, source2, source3	
Phase0:	UMAD8{.SAT} FT0, S0{.NEG}{.ABS}{.E0 .E1 .E2 .E3}, S1{.ABS}{.E0 .E1 .E2 .E3}, S2{.NEG}{.ABS}{.E0 .E1 .E2 .E3}	
Phase1:		

Phase2:			
Description:	<p>Unsigned 8-bit multiply and add</p> $FT0 = S0 * S1 + S2$ <table> <tr> <td> <pre>uniform lowp uint a; uniform lowp uint b; uniform lowp uint c; void main() { fragColor = vec4(a * b + c); }</pre> </td><td> <pre>1 : umad8 ft0, sh1.e0, i0.e0, sh2.e0 mov i0, ft0;</pre> </td></tr> </table>	<pre>uniform lowp uint a; uniform lowp uint b; uniform lowp uint c; void main() { fragColor = vec4(a * b + c); }</pre>	<pre>1 : umad8 ft0, sh1.e0, i0.e0, sh2.e0 mov i0, ft0;</pre>
<pre>uniform lowp uint a; uniform lowp uint b; uniform lowp uint c; void main() { fragColor = vec4(a * b + c); }</pre>	<pre>1 : umad8 ft0, sh1.e0, i0.e0, sh2.e0 mov i0, ft0;</pre>		
Name:	IADD8		
Format:	IADD8 dest, source1, source2		
Phase0:	IADD8{.SAT} FT0, S0{.NEG}{.ABS}{.E0 .E1 .E2 .E3}, S1{.ABS}{.E0 .E1 .E2 .E3}		
Phase1:			
Phase2:			
Description:	<p>Signed (integer) 8-bit add</p> $FT0 = S0 + S1$ <p>Saturate -128..127</p> <table> <tr> <td> <pre>uniform lowp int a; uniform lowp int b; uniform lowp int c; void main() { fragColor = vec4(a + b); }</pre> </td><td> <pre>1 : iadd8 ft0, sh1.e0, i0.e0 mov i0, ft0;</pre> </td></tr> </table>	<pre>uniform lowp int a; uniform lowp int b; uniform lowp int c; void main() { fragColor = vec4(a + b); }</pre>	<pre>1 : iadd8 ft0, sh1.e0, i0.e0 mov i0, ft0;</pre>
<pre>uniform lowp int a; uniform lowp int b; uniform lowp int c; void main() { fragColor = vec4(a + b); }</pre>	<pre>1 : iadd8 ft0, sh1.e0, i0.e0 mov i0, ft0;</pre>		
Name:	IMUL8		
Format:	IMUL8 dest, source1, source2		
Phase0:	IMUL8{.SAT} FT0, S0{.NEG}{.ABS}{.E0 .E1 .E2 .E3}, S1{.ABS}{.E0 .E1 .E2 .E3}		
Phase1:			
Phase2:			

Description:	<p>Signed (integer) 8-bit multiply $FT0 = S0 * S1$</p> <table border="1" data-bbox="379 320 1398 517"> <tr> <td data-bbox="379 320 890 517"> <pre>uniform lowp int a; uniform lowp int b; uniform lowp int c; void main() { fragColor = vec4(a * b); }</pre> </td><td data-bbox="890 320 1398 517"> <pre>1 : imul8 ft0, sh1.e0, i0.e0 mov i0, ft0;</pre> </td></tr> </table>	<pre>uniform lowp int a; uniform lowp int b; uniform lowp int c; void main() { fragColor = vec4(a * b); }</pre>	<pre>1 : imul8 ft0, sh1.e0, i0.e0 mov i0, ft0;</pre>
<pre>uniform lowp int a; uniform lowp int b; uniform lowp int c; void main() { fragColor = vec4(a * b); }</pre>	<pre>1 : imul8 ft0, sh1.e0, i0.e0 mov i0, ft0;</pre>		
Name:	IMAD8		
Format:	IMAD8 dest, source1, source2, source3		
Phase0:	IMAD8{.SAT} FT0, S0{.NEG}{.ABS}{.E0 .E1 .E2 .E3}, S1{.ABS}{.E0 .E1 .E2 .E3}, S2{.NEG}{.ABS}{.E0 .E1 .E2 .E3}		
Phase1:			
Phase2:			
Description:	<p>Signed (integer) 8-bit multiply and add $FT0 = S0 * S1 + S2$</p> <table border="1" data-bbox="379 1059 1398 1256"> <tr> <td data-bbox="379 1059 890 1256"> <pre>uniform lowp int a; uniform lowp int b; uniform lowp int c; void main() { fragColor = vec4(a * b + c); }</pre> </td><td data-bbox="890 1059 1398 1256"> <pre>1 : imad8 ft0, sh1.e0, i0.e0, sh2.e0 mov i0, ft0;</pre> </td></tr> </table>	<pre>uniform lowp int a; uniform lowp int b; uniform lowp int c; void main() { fragColor = vec4(a * b + c); }</pre>	<pre>1 : imad8 ft0, sh1.e0, i0.e0, sh2.e0 mov i0, ft0;</pre>
<pre>uniform lowp int a; uniform lowp int b; uniform lowp int c; void main() { fragColor = vec4(a * b + c); }</pre>	<pre>1 : imad8 ft0, sh1.e0, i0.e0, sh2.e0 mov i0, ft0;</pre>		
Name:	UADD16		
Format:	UADD16 dest, source1, source2		
Phase0:	UADD16{.SAT} FT0, S0{.NEG}{.ABS}{.E0 .E1}, S1{.ABS}{.E0 .E1}		
Phase1:			
Phase2:			
Description:	<p>Unsigned 16-bit add $FT0 = S0 + S1$ Saturate 0..65535</p> <table border="1" data-bbox="379 1827 1398 2020"> <tr> <td data-bbox="379 1827 890 2020"> <pre>uniform mediump uint a; uniform mediump uint b; uniform mediump uint c; void main() { fragColor = vec4(a + b); }</pre> </td><td data-bbox="890 1827 1398 2020"> <pre>1 : uadd16 ft0, sh1.e0, i0.e0 mov i0, ft0;</pre> </td></tr> </table>	<pre>uniform mediump uint a; uniform mediump uint b; uniform mediump uint c; void main() { fragColor = vec4(a + b); }</pre>	<pre>1 : uadd16 ft0, sh1.e0, i0.e0 mov i0, ft0;</pre>
<pre>uniform mediump uint a; uniform mediump uint b; uniform mediump uint c; void main() { fragColor = vec4(a + b); }</pre>	<pre>1 : uadd16 ft0, sh1.e0, i0.e0 mov i0, ft0;</pre>		

Name:	UMUL16		
Format:	UMUL16 dest, source1, source2		
Phase0:	UMUL16{.SAT} FT0, S0{.NEG}{.ABS}{.E0 .E1}, S1{.ABS}{.E0 .E1}		
Phase1:			
Phase2:			
Description:	<p>Unsigned 16-bit multiply $FT0 = S0 * S1$</p> <table border="1"> <tr> <td> <pre>uniform mediump uint a; uniform mediump uint b; uniform mediump uint c; void main() { fragColor = vec4(a * b); }</pre> </td><td> <pre>1 : umul16 ft0, sh1.e0, i0.e0 mov i0, ft0;</pre> </td></tr> </table>	<pre>uniform mediump uint a; uniform mediump uint b; uniform mediump uint c; void main() { fragColor = vec4(a * b); }</pre>	<pre>1 : umul16 ft0, sh1.e0, i0.e0 mov i0, ft0;</pre>
<pre>uniform mediump uint a; uniform mediump uint b; uniform mediump uint c; void main() { fragColor = vec4(a * b); }</pre>	<pre>1 : umul16 ft0, sh1.e0, i0.e0 mov i0, ft0;</pre>		
Name:	UMAD16		
Format:	UMAD16 dest, source1, source2, source3		
Phase0:	UMAD16{.SAT} FT0, S0{.NEG}{.ABS}{.E0 .E1}, S1{.ABS}{.E0 .E1}, S2{.NEG}{.ABS}{.E0 .E1}		
Phase1:			
Phase2:			
Description:	<p>Unsigned 16-bit multiply and add $FT0 = S0 * S1 + S2$</p> <table border="1"> <tr> <td> <pre>uniform mediump uint a; uniform mediump uint b; uniform mediump uint c; void main() { fragColor = vec4(a * b + c); }</pre> </td><td> <pre>1 : umad16 ft0, sh1.e0, i0.e0, sh2.e0 mov i0, ft0;</pre> </td></tr> </table>	<pre>uniform mediump uint a; uniform mediump uint b; uniform mediump uint c; void main() { fragColor = vec4(a * b + c); }</pre>	<pre>1 : umad16 ft0, sh1.e0, i0.e0, sh2.e0 mov i0, ft0;</pre>
<pre>uniform mediump uint a; uniform mediump uint b; uniform mediump uint c; void main() { fragColor = vec4(a * b + c); }</pre>	<pre>1 : umad16 ft0, sh1.e0, i0.e0, sh2.e0 mov i0, ft0;</pre>		
Name:	IADD16		
Format:	IADD16 dest, source1, source2		
Phase0:	IADD16{.SAT} FT0, S0{.NEG}{.ABS}{.E0 .E1}, S1{.ABS}{.E0 .E1}		
Phase1:			

Phase2:			
Description:	<p>Signed (integer) 16-bit add $FT0 = S0 + S1$ Saturate -32768..32767</p> <table> <tr> <td> <pre>uniform mediump int a; uniform mediump int b; uniform mediump int c; void main() { fragColor = vec4(a + b); }</pre> </td><td> <pre>1 : iadd16 ft0, sh1.e0, i0.e0 mov i0, ft0;</pre> </td></tr> </table>	<pre>uniform mediump int a; uniform mediump int b; uniform mediump int c; void main() { fragColor = vec4(a + b); }</pre>	<pre>1 : iadd16 ft0, sh1.e0, i0.e0 mov i0, ft0;</pre>
<pre>uniform mediump int a; uniform mediump int b; uniform mediump int c; void main() { fragColor = vec4(a + b); }</pre>	<pre>1 : iadd16 ft0, sh1.e0, i0.e0 mov i0, ft0;</pre>		
Name:	IMUL16		
Format:	IMUL16 dest, source1, source2		
Phase0:	IMUL16{.SAT} FT0, S0{.NEG}{.ABS}{.E0 .E1}, S1{.ABS}{.E0 .E1}		
Phase1:			
Phase2:			
Description:	<p>Signed (integer) 16-bit multiply $FT0 = S0 * S1$</p> <table> <tr> <td> <pre>uniform mediump int a; uniform mediump int b; uniform mediump int c; void main() { fragColor = vec4(a * b); }</pre> </td><td> <pre>1 : imul16 ft0, sh1.e0, i0.e0 mov i0, ft0;</pre> </td></tr> </table>	<pre>uniform mediump int a; uniform mediump int b; uniform mediump int c; void main() { fragColor = vec4(a * b); }</pre>	<pre>1 : imul16 ft0, sh1.e0, i0.e0 mov i0, ft0;</pre>
<pre>uniform mediump int a; uniform mediump int b; uniform mediump int c; void main() { fragColor = vec4(a * b); }</pre>	<pre>1 : imul16 ft0, sh1.e0, i0.e0 mov i0, ft0;</pre>		
Name:	IMAD16		
Format:	IMAD16 dest, source1, source2, source3		
Phase0:	IMAD16{.SAT} FT0, S0{.NEG}{.ABS}{.E0 .E1}, S1{.ABS}{.E0 .E1}, S2{.NEG}{.ABS}{.E0 .E1}		
Phase1:			
Phase2:			

Description:	<p>Signed (integer) 16-bit multiply and add</p> $FT0 = S0 * S1 + S2$ <div> <pre>uniform mediump int a; uniform mediump int b; uniform mediump int c; void main() { fragColor = vec4(a * b + c); }</pre> <pre>1 : imad16 ft0, sh1.e0, i0.e0, sh2.e0 mov i0, ft0;</pre> </div>
Name:	ADD64
Format:	ADD64 dest, source1RHS, source1LHS, source2RHS, source2LHS, sourcePredCarryIn
Phase0:	ADD64 FT0, S0{.NEG}{.ABS}, S1{.NEG}{.ABS}, S2{.NEG}{.ABS}, IS0{.NEG}{.ABS}, (P0 _)
Phase1:	
Phase2:	
Description:	<p>64-bit add with carry-in and carry-out bits</p> $COUT, FT0 = (S1 \ll 32 \mid S0) + (IS0 \ll 32 \mid S2) [+P0]$
Name:	UADD6432
Format:	UADD6432 dest, source1RHS, source1LHS, source2, sourcePredCarryIn
Phase0:	UADD6432 FT0, S0{.NEG}{.ABS}, S1{.NEG}{.ABS}, S2{.NEG}{.ABS}, (P0 _)
Phase1:	
Phase2:	
Description:	<p>Unsigned 64-bit and 32-bit add with carry-in bit</p> $FT0 = (S1 \ll 32 \mid S0) + S2 [+P0]$
Name:	SADD6432
Format:	SADD6432 dest, source1RHS, source1LHS, source2, sourcePredCarryIn
Phase0:	SADD6432 FT0, S0{.NEG}{.ABS}, S1{.NEG}{.ABS}, S2{.NEG}{.ABS}, (P0 _)
Phase1:	
Phase2:	
Description:	<p>Signed 64-bit and 32-bit add with carry-in bit</p> $FT0 = (S1 \ll 32 \mid S0) + S2 [+P0]$

Name:	UMADD32		
Format:	UMADD32 dest, source1, source2, source3, sourcePredCarryIn		
Phase0:	UMADD32 FT0, S0{.NEG}{.ABS}, S1{.NEG}{.ABS}, S2{.NEG}{.ABS}, (P0 _)		
Phase1:			
Phase2:			
Description:	<p>Unsigned 32-bit multiply and add with carry-in bit $FT0 = S0 * S1 + S2 [+P0]$</p> <table border="1"> <tr> <td> <pre>uniform highp uint a; uniform highp uint b; uniform highp uint c; void main() { fragColor = vec4(a * b + c); }</pre> </td><td> <pre>1 : umadd32 ft0, sh1, i0, sh2, mov i0, ft0;</pre> </td></tr> </table>	<pre>uniform highp uint a; uniform highp uint b; uniform highp uint c; void main() { fragColor = vec4(a * b + c); }</pre>	<pre>1 : umadd32 ft0, sh1, i0, sh2, mov i0, ft0;</pre>
<pre>uniform highp uint a; uniform highp uint b; uniform highp uint c; void main() { fragColor = vec4(a * b + c); }</pre>	<pre>1 : umadd32 ft0, sh1, i0, sh2, mov i0, ft0;</pre>		
Name:	SMADD32		
Format:	SMADD32 dest, source1, source2, source3, sourcePredCarryIn		
Phase0:	SMADD32 FT0, S0{.NEG}{.ABS}, S1{.NEG}{.ABS}, S2{.NEG}{.ABS}, (P0 _)		
Phase1:			
Phase2:			
Description:	<p>Signed 32-bit multiply and add with carry-in bit $FT0 = S0 * S1 + S2 [+P0]$</p> <table border="1"> <tr> <td> <pre>uniform highp int a; uniform highp int b; uniform highp int c; void main() { fragColor = vec4(a * b + c); }</pre> </td><td> <pre>1 : smadd32 ft0, sh1, i0, sh2, mov i0, ft0;</pre> </td></tr> </table>	<pre>uniform highp int a; uniform highp int b; uniform highp int c; void main() { fragColor = vec4(a * b + c); }</pre>	<pre>1 : smadd32 ft0, sh1, i0, sh2, mov i0, ft0;</pre>
<pre>uniform highp int a; uniform highp int b; uniform highp int c; void main() { fragColor = vec4(a * b + c); }</pre>	<pre>1 : smadd32 ft0, sh1, i0, sh2, mov i0, ft0;</pre>		
Name:	UMADD64		
Format:	UMADD64 dest, source1, source2, source3RHS, source3LHS, sourcePredCarryIn		
Phase0:	UMADD64 FT0, S0{.NEG}{.ABS}, S1{.NEG}{.ABS}, S2{.NEG}{.ABS}, IS0{.NEG}{.ABS}, (P0 _)		
Phase1:			

Phase2:	
Description:	Unsigned 64-bit multiply and add with carry-in bit $FT0 = S0 * S1 + (IS0 \ll 32 \mid S2) [+P0]$
Name:	SMADD64
Format:	SMADD64 dest, source1, source2, source3RHS, source3LHS, sourcePredCarryIn
Phase0:	SMADD64 FT0, S0{.NEG}{.ABS}, S1{.NEG}{.ABS}, S2{.NEG}{.ABS}, IS0{.NEG}{.ABS}, (P0 _)
Phase1:	
Phase2:	
Description:	Signed 64-bit multiply and add with carry-in bit $FT0 = S0 * S1 + (IS0 \ll 32 \mid S2) [+P0]$

7.4. Test instructions

Name:	TSTZ	
Format:	TSTZ dest, destPredWrite, source	
Phase0:		
Phase1:		
Phase2:	TSTZ{.type} FTT, (P0 _), IS1{.F16}{.E0 .E1 .E2 .E3}	
Description:	Test zero	
	<pre>uniform highp int a; uniform highp int b; uniform highp int c; void main() { highp int res; if(a == 0) { res = b; } else { res = c; } fragColor = vec4(res); }</pre>	<pre>0 : mov ft0, sh1 mov ft1, sh2 tstz.s32 ftt, _, sh0 mov i0.e0.e1.e2.e3, ft1, ftt, ft0, ft1</pre>
Name:	TSTGZ	
Format:	TSTGZ dest, destPredWrite, source	
Phase0:		
Phase1:		
Phase2:	TSTGZ{.type} FTT, (P0 _), IS1{.E0 .E1 .E2 .E3}	

Description:	<div>Test greater than zero</div> <div> <pre> uniform highp int a; uniform highp int b; uniform highp int c; void main() { highp int res; if(a > 0) { res = b; } else { res = c; } fragColor = vec4(res); } </pre> </div> <div> <pre> 0 : mov ft0, sh1 : mov ft1, sh2 : tstgz.s32 ftt, _, sh0 : mov i0.e0.e1.e2.e3, ft1, ftt, : ft0, ft1 </pre> </div>
Name:	TSTGEZ
Format:	TSTGEZ dest, destPredWrite, source
Phase0:	
Phase1:	
Phase2:	TSTGEZ{.type} FTT, (P0 _), IS1{.E0 .E1 .E2 .E3}
Description:	<div>Test greater than or equal to zero</div> <div> <pre> uniform highp int a; uniform highp int b; uniform highp int c; void main() { highp int res; if(a >= 0) { res = b; } else { res = c; } fragColor = vec4(res); } </pre> </div> <div> <pre> 0 : mov ft0, sh1 : mov ft1, sh2 : tstgez.s32 ftt, _, sh0 : mov i0.e0.e1.e2.e3, ft1, ftt, : ft0, ft1 </pre> </div>
Name:	TSTC
Format:	TSTC dest, destPredWrite
Phase0:	
Phase1:	

Phase2:	TSTC{.type} FTT, (P0 _)	
Description:	Test integer carry out	
Name:	TSTE	
Format:	TSTE dest, destPredWrite, sourceLHS, sourceRHS	
Phase0:		
Phase1:		
Phase2:	TSTE{.type} FTT, (P0 _), IS1{.F16}{.E0 .E1 .E2 .E3}, IS2{.F16}{.E0 .E1 .E2 .E3}	
Description:	Test equal LHS == RHS	
	<pre>uniform highp int a; uniform highp int b; uniform highp int c; void main() { highp int res; if(a == b) { res = b; } else { res = c; } fragColor = vec4(res); }</pre>	<pre>0 : mov ft0, sh2 mov ft1, sh0 tste.s32 ftt, _, sh1, ft1 mov i0.e0.e1.e2.e3, ft0, ftt, ft1, ft0</pre>
Name:	TSTG	
Format:	TSTG dest, destPredWrite, sourceLHS, sourceRHS	
Phase0:		
Phase1:		
Phase2:	TSTG{.type} FTT, (P0 _), IS1{.F16}{.E0 .E1 .E2 .E3}, IS2{.F16}{.E0 .E1 .E2 .E3}	

Description:	<p>Test greater than LHS > RHS</p> <div> <pre>uniform highp int a; uniform highp int b; uniform highp int c; void main() { highp int res; if(a > b) { res = b; } else { res = c; } fragColor = vec4(res); }</pre> <pre>0 : mov ft0, sh2 mov ft1, sh0 tstg.s32 ftt, _, sh1, ft1 mov i0.e0.e1.e2.e3, ft0, ftt, ft1, ft0</pre> </div>
Name:	TSTGE
Format:	TSTGE dest, destPredWrite, sourceLHS, sourceRHS
Phase0:	
Phase1:	
Phase2:	TSTGE{.type} FTT, (P0 _), IS1{.F16}{.E0 .E1 .E2 .E3}, IS2{.F16}{.E0 .E1 .E2 .E3}
Description:	<p>Test greater than or equal LHS >= RHS</p>
Name:	TSTNE
Format:	TSTNE dest, destPredWrite, sourceLHS, sourceRHS
Phase0:	
Phase1:	
Phase2:	TSTNE{.type} FTT, (P0 _), IS1{.F16}{.E0 .E1 .E2 .E3}, IS2{.F16}{.E0 .E1 .E2 .E3}

Description:	<p>Test not equal LHS != RHS</p> <table border="1" data-bbox="379 320 1398 757"> <tr> <td data-bbox="379 320 890 757"> <pre>uniform highp int a; uniform highp int b; void main() { highp int res; if(a != b) { res = a; } else { res = b; } fragColor = vec4(res); }</pre> </td><td data-bbox="898 320 1398 757"> <pre>0 : mov ft0, sh0 mov ft1, sh1 tstne.s32 ftt, _, ft0, ft1 mov i0.e0.e1.e2.e3, ft1, ftt, ft0, ft1</pre> </td></tr> </table>	<pre>uniform highp int a; uniform highp int b; void main() { highp int res; if(a != b) { res = a; } else { res = b; } fragColor = vec4(res); }</pre>	<pre>0 : mov ft0, sh0 mov ft1, sh1 tstne.s32 ftt, _, ft0, ft1 mov i0.e0.e1.e2.e3, ft1, ftt, ft0, ft1</pre>
<pre>uniform highp int a; uniform highp int b; void main() { highp int res; if(a != b) { res = a; } else { res = b; } fragColor = vec4(res); }</pre>	<pre>0 : mov ft0, sh0 mov ft1, sh1 tstne.s32 ftt, _, ft0, ft1 mov i0.e0.e1.e2.e3, ft1, ftt, ft0, ft1</pre>		
Name:	TSTL		
Format:	TSTL dest, destPredWrite, sourceLHS, sourceRHS		
Phase0:			
Phase1:			
Phase2:	TSTL{.type} FTT, (P0 _), IS1{.F16}{.E0 .E1 .E2 .E3}, IS2{.F16}{.E0 .E1 .E2 .E3}		
Description:	<p>Test less than LHS < RHS</p> <table border="1" data-bbox="379 1292 1398 1729"> <tr> <td data-bbox="379 1292 890 1729"> <pre>uniform highp int a; uniform highp int b; void main() { highp int res; if(a < b) { res = a; } else { res = b; } fragColor = vec4(res); }</pre> </td><td data-bbox="898 1292 1398 1729"> <pre>0 : mov ft0, sh0 mov ft1, sh1 tstl.s32 ftt, _, ft0, ft1 mov i0.e0.e1.e2.e3, ft1, ftt, ft0, ft1</pre> </td></tr> </table>	<pre>uniform highp int a; uniform highp int b; void main() { highp int res; if(a < b) { res = a; } else { res = b; } fragColor = vec4(res); }</pre>	<pre>0 : mov ft0, sh0 mov ft1, sh1 tstl.s32 ftt, _, ft0, ft1 mov i0.e0.e1.e2.e3, ft1, ftt, ft0, ft1</pre>
<pre>uniform highp int a; uniform highp int b; void main() { highp int res; if(a < b) { res = a; } else { res = b; } fragColor = vec4(res); }</pre>	<pre>0 : mov ft0, sh0 mov ft1, sh1 tstl.s32 ftt, _, ft0, ft1 mov i0.e0.e1.e2.e3, ft1, ftt, ft0, ft1</pre>		
Name:	TSTLE		
Format:	TSTLE dest, destPredWrite, sourceLHS, sourceRHS		
Phase0:			

Phase1:	
Phase2:	TSTLE{.type} FTT, (P0 _), IS1{.F16}{.E0 .E1 .E2 .E3}, IS2{.F16}{.E0 .E1 .E2 .E3}
Description:	Test less than or equal LHS <= RHS
Name:	TSTMIN
Format:	TSTMIN dest, destPredWrite, sourceLHS, sourceRHS
Phase0:	
Phase1:	
Phase2:	TSTMIN{.type} FTT, (P0 _), IS1{.F16}{.E0 .E1 .E2 .E3}, IS2{.F16}{.E0 .E1 .E2 .E3}
Description:	Test minimum LHS < RHS
Name:	TSTMAX
Format:	TSTMAX dest, destPredWrite, sourceLHS, sourceRHS
Phase0:	
Phase1:	
Phase2:	TSTMAX{.type} FTT, (P0 _), IS1{.F16}{.E0 .E1 .E2 .E3}, IS2{.F16}{.E0 .E1 .E2 .E3}
Description:	Test maximum LHS >= RHS

6.5 Bitwise Instructions

Name:	AND	
Format:	AND dest, source1, source2, source3, source4	
Phase0:		
Phase1:	AND FT4, (FT1 _), FT2, (FT1.INVERT _), S3	
Phase2:		
Description:	Bitwise AND FT1 is bit mask FT4 = {FT1 &} FT2 AND {~FT1 &} S3	
	<pre>uniform highp int a; uniform highp int b; void main() { fragColor = vec4(a & b); }</pre>	<pre>0 : mov ft0, ft1, c0, c0 mov ft2, sh1 cbs ft3, sh1 and ft4, _, ft2, _, sh0 lsl ft5, ft4, c0 mov i0, ft5;</pre>
Name:	OR	
Format:	OR dest, source1, source2, source3, source4	
Phase0:		
Phase1:	OR FT4, (FT1 _), FT2, (FT1.INVERT _), S3	
Phase2:		
Description:	Bitwise OR FT1 is bit mask FT4 = {FT1 &} FT2 OR {~FT1 &} S3	
	<pre>uniform highp int a; uniform highp int b; void main() { fragColor = vec4(a b); }</pre>	<pre>0 : mov ft0, ft1, c0, c0 mov ft2, sh1 cbs ft3, sh1 or ft4, _, ft2, _, sh0 lsl ft5, ft4, c0 mov i0, ft5;</pre>
Name:	XOR	
Format:	XOR dest, source1, source2, source3, source4	
Phase0:		
Phase1:	XOR FT4, (FT1 _), FT2, (FT1.INVERT _), S3	

Phase2:			
Description:	<p>Bitwise XOR FT1 is bit mask FT4 = {FT1 &} FT2 XOR {~FT1 &} S3</p> <table border="1"> <tr> <td> <pre>uniform highp int a; uniform highp int b; void main() { fragColor = vec4(a ^ b); }</pre> </td><td> <pre>0 : mov ft0, ft1, c0, c0 mov ft2, sh1 cbs ft3, sh1 xor ft4, _, ft2, _, sh0 lsl ft5, ft4, c0 mov i0, ft5;</pre> </td></tr> </table>	<pre>uniform highp int a; uniform highp int b; void main() { fragColor = vec4(a ^ b); }</pre>	<pre>0 : mov ft0, ft1, c0, c0 mov ft2, sh1 cbs ft3, sh1 xor ft4, _, ft2, _, sh0 lsl ft5, ft4, c0 mov i0, ft5;</pre>
<pre>uniform highp int a; uniform highp int b; void main() { fragColor = vec4(a ^ b); }</pre>	<pre>0 : mov ft0, ft1, c0, c0 mov ft2, sh1 cbs ft3, sh1 xor ft4, _, ft2, _, sh0 lsl ft5, ft4, c0 mov i0, ft5;</pre>		
Name:	NAND		
Format:	NAND dest, source1, source2, source3, source4		
Phase0:			
Phase1:	NAND FT4, (FT1 _), FT2, (FT1.INVERT _), S3		
Phase2:			
Description:	<p>Bitwise NAND FT1 is bit mask FT4 = {FT1 &} FT2 NAND {~FT1 &} S3</p>		
Name:	NOR		
Format:	NOR dest, source1, source2, source3, source4		
Phase0:			
Phase1:	NOR FT4, (FT1 _), FT2, (FT1.INVERT _), S3		
Phase2:			
Description:	<p>Bitwise NOR FT1 is bit mask FT4 = {FT1 &} FT2 NOR {~FT1 &} S3</p>		
Name:	XNOR		
Format:	XNOR dest, source1, source2, source3, source4		
Phase0:			
Phase1:	XNOR FT4, (FT1 _), FT2, (FT1.INVERT _), S3		

Phase2:	
Description:	Bitwise XNOR FT1 is bit mask FT4 = {FT1 &} FT2 XNOR {~FT1 &} S3
Name:	SHFL
Format:	SHFL dest, source1, source2
Phase0:	SHFL FT2, S2, S1
Phase1:	
Phase2:	
Description:	Bitwise interleave of least significant 16 bits of S1 and S2 S1 = -----ABCDEFGHIJKLMNOPS S2 = -----abcdefghijklmnops FT2 = AaBbCcDdEeFfGgHhIiJjKkLlMmNnOoPp
Name:	REV
Format:	REV dest, source1
Phase0:	REV FT2, S2
Phase1:	
Phase2:	
Description:	Bitwise Reverse of S2 S2 = ABCDEFGHIJKLMNOPSabcdefghijklmnops FT2 = ponmlkjihgfedcbaPONMLKJIHGFEDCBA
Name:	LSL
Format:	LSL dest, source1, source2
Phase0:	LSL FT2, S2, S1
Phase1:	
Phase2:	LSL FT5, FT4, S4

Description:	<p>Left Shift (Phase0)</p> $FT2 = S2 \ll S1$ <p>Note: If S1 is greater than 32, then shift it by the modulo width.</p> <p>Left shift (Phase2)</p> $FT5 = FT4 \ll S4$ <div data-bbox="379 434 1398 607"> <table> <tr> <td> <pre>uniform highp int a; uniform highp int b; void main() { fragColor = vec4(a << b); }</pre> </td> <td> <pre>1 : mov ft0, ft1, c0, c0 mov ft2, sh0 cbs ft3, sh0 or ft4, , ft2, , c0 lsl ft5, ft4, i0 mov i0, ft5;</pre> </td></tr> </table> </div>	<pre>uniform highp int a; uniform highp int b; void main() { fragColor = vec4(a << b); }</pre>	<pre>1 : mov ft0, ft1, c0, c0 mov ft2, sh0 cbs ft3, sh0 or ft4, , ft2, , c0 lsl ft5, ft4, i0 mov i0, ft5;</pre>
<pre>uniform highp int a; uniform highp int b; void main() { fragColor = vec4(a << b); }</pre>	<pre>1 : mov ft0, ft1, c0, c0 mov ft2, sh0 cbs ft3, sh0 or ft4, , ft2, , c0 lsl ft5, ft4, i0 mov i0, ft5;</pre>		
Name:	CPS		
Format:	CPS dest, sourcePred, source2, source3		
Phase0:			
Phase1:			
Phase2:	CPS FT5, P0, FT4, S4		
Description:	<p>Clear, Predicated Set</p> $FT5 = (S4 \& \sim FT4) (P0 ? FT4 : 0)$		
Name:	SHR		
Format:	SHR dest, source1, source2		
Phase0:			
Phase1:			
Phase2:	SHR FT5, FT4, S4		
Description:	<p>Shift Right</p> $FT5 = (\text{unsigned})FT4 \gg S4$ <p>Note: If S4 is greater than 32, then shift it by the modulo width</p>		
Name:	ASR		
Format:	ASR.signPos dest, source1, source2		
Phase0:			
Phase1:			
Phase2:	ASR.signPos FT5, FT4, S4		

Description:	<p>Arithmetic Shift Right</p> <p>FT5 = arithmetic shift right of FT4 by S4 bits, where modifier SignPos indicates position of sign bit;</p> <pre>switch (SignPos) { case TWB: sb=31; break; // Top Word case PWB: sb=15; break; // Partial Word case MTB: sb=FT0&0x1F; break; // Mask Top case FTB: sb=FT3&0x1F; break; // Find Top }</pre> <p>FT5=(signed)(FT4<<(31-sb))>>(31+S4-sb)</p> <div data-bbox="379 618 1398 797"> <table> <tr> <td data-bbox="379 618 887 797"> <pre>uniform highp int a; uniform highp int b; void main() { fragColor = vec4(a >> b); }</pre> </td><td data-bbox="895 618 1398 797"> <pre>1 : mov ft0, ft1, c0, c0 mov ft2, sh0 cbs ft3, sh0 or ft4, _, ft2, _, c0 asr.twb ft5, ft4, i0 mov i0, ft5;</pre> </td></tr> </table> </div>	<pre>uniform highp int a; uniform highp int b; void main() { fragColor = vec4(a >> b); }</pre>	<pre>1 : mov ft0, ft1, c0, c0 mov ft2, sh0 cbs ft3, sh0 or ft4, _, ft2, _, c0 asr.twb ft5, ft4, i0 mov i0, ft5;</pre>
<pre>uniform highp int a; uniform highp int b; void main() { fragColor = vec4(a >> b); }</pre>	<pre>1 : mov ft0, ft1, c0, c0 mov ft2, sh0 cbs ft3, sh0 or ft4, _, ft2, _, c0 asr.twb ft5, ft4, i0 mov i0, ft5;</pre>		
Name:	ROL		
Format:	ROL dest, source1, source2		
Phase0:			
Phase1:			
Phase2:	ROL FT5, FT4, S4		
Description:	<p>Rotate Left</p> <p>FT5 = rotate left of FT4 by S4</p>		
Name:	TZ		
Format:	TZ destPred, source		
Phase0:			
Phase1:			
Phase2:	TZ P0, (FT3 FT5)		
Description:	Test Zero		
Name:	TNZ		
Format:	TNZ destPred, source		
Phase0:			

Phase1:	
Phase2:	TNZ P0, (FT3 FT5)
Description:	Test Not Zero
Name:	BYP
Format:	BYP dest, destBM, sourceBM1, sourceBM2 BYP dest, sourceShift1 BYP dest, sourceCount BYP dest, sourcePhase1
Phase0:	(BM) BYP FT0, FT1, S0, (S1 immediate) (Shift1) BYP FT2, S2 (Count) BYP FT3, (S2 FT2)
Phase1:	BYP FT4, S1
Phase2:	
Description:	Bypass (Phase0, BM) FT0 = S0 FT1 = S1 or immediate value Bypass (Phase0, Shift1) FT2 = S2 Bypass (Phase1) FT4 = FT1 Bypass (Phase0, Count) FT3 = S2 or FT2
Name:	MSK
Format:	MSK dest1, dest2, source1, source2
Phase0:	MSK FT0, FT1, S0, S1
Phase1:	
Phase2:	
Description:	Make mask S0 - Width of mask in bits (6 bits) S1 - Bit Position of mask LSB (6 bits) FT0 = (S0+S1)-1 - Result with 6 bits FT1 = ((1 << S0) - 1) << S1

Name:	CBS
Format:	CBS dest, source
Phase0:	CBS FT3, (S2 FT2)
Phase1:	
Phase2:	
Description:	Count bits set Example: c=0; for (i=0; i<32; i++) c += (S0>>i) & 1; FT3=c;
Name:	FTB
Format:	FTB dest, source
Phase0:	FTB FT3, (S2 FT2)
Phase1:	
Phase2:	
Description:	Find top bit set, starting from the MSB – Where result is MSB=31 down to LSB=0 Return -1 if no bits set. Example: c=0; while ((unsigned)S2>>c) ++c; FT3=c-1;
Name:	FTB_SHI
Format:	FTB_SHI dest, source
Phase0:	FTB_SHI FT3, (S2)
Phase1:	
Phase2:	
Description:	Find top bit with signal Find the first 0 from the MSB if the number is negative, else the first 1 from the MSB. Return -1 if no bits set. Example: c=0; while ((S2[31] ^ S2)>>c) ++c; FT3=c-1;

Name:	FTB_MSB
Format:	FTB_MSB dest, source
Phase0:	FTB_MSB FT3, (FT2)
Phase1:	
Phase2:	
Description:	<p>Find top bit set, starting from the MSB – Where result is MSB=0 down to LSB=31 Return -1 if no bits set. Example:</p> <pre> If((unsigned)ft2 ==0) FT3 = -1 else c=31; while ((unsigned)ft2>>32-c) --c; FT3=c; </pre>

6.6 Backend Instructions

Name:	UVSW	
Format:	UVSW dest, source	
Backend phase:	UVSW.writeOp (W0 W1), (S0 S1 S2 S3 S4 S5 _ 0...255)	
Description:	UVS data write	
	<pre>void main() { gl_Position = inVertex; }</pre>	<pre>0 : mov ft0, vi3 mov ft0.e0.e1.e2.e3, ft0 uvsw.write ft0, 3;</pre>
Name:	TESSW	
Format:	TESSW dest, source	
Backend phase:	TESSW.tessOp (W0 W1), immediateAddress	
Description:	Tessellator data write	
Name:	ATST	
Format:	ATST dest, sourceRef, sourceData, sourceStateWord	
Backend phase:	ATST{.IFB} (P0 _), S0, S1, S2	
Description:	Alpha Test	
Name:	DEPTHF	
Format:	DEPTHF dest	
Backend phase:	DEPTHF W0	
Description:	Depth Feedback	
Name:	FITR	

Format:	FITR dest, sourceDRC, sourceCoeffPtr, sourceCount
Backend phase:	FITR.mode{.SAT} S3, (DRC0 DRC1), S0, (1...maxItrCount)
Description:	<p>Iterate value(s)</p> <pre> in vec2 textureCoordinate; out vec4 fragColor; void main() { fragColor = vec4(textureCoordinate, 0.0, 1.0); } </pre> <pre> 0 : fitr.pixel r0, drc0, cf4, cf0, 2; </pre>
Name:	FITRP
Format:	FITRP dest, sourceDRC, sourceCoeffPtr, sourceWCoeffPtr, sourceCount
Backend phase:	FITRP.mode{.SAT} S3, (DRC0 DRC1), S0, S2, (1...maxItrCount)
Description:	All values should be multiplied by 1/W
Name:	IDF
Format:	IDF sourceDRC, sourceSelect
Backend phase:	IDF{.DIRECT} (DRC0 DRC1), (S0 S1 S2 S3 S4 S5)
Description:	<p>Issue data fence through memory subsystem.</p> <p>The fence is issued for the first valid instance in a task, in the following order; {16, ..., 31, 0, ..., 15}</p>
Name:	LD
Format:	LD dest, sourceDRC, sourceBurstLen, sourceAddress
Backend phase:	LD{.DIRECT} S3, (DRC0 DRC1), (S0 S1 S2 S3 S4 S5 1...16), (S0 S1 S2 S3 S4 S5)
Description:	Loads data from memory into supplied destination
Name:	ST

Format:	ST sourceData, sourceDataSize, sourceDRC, sourceBurstLen, sourceAddress, sourceCoverageMask ST.TEXELMODE sourceData, source, sourceDRC	
Backend phase:	ST{.TILED} {.DIRECT} (S0 S1 S2 S3 S4 S5), (0...2), (DRC0 DRC1), (S0 S1 S2 S3 S4 S5 1...16), (S0 S1 S2 S3 S4 S5), (S0 S1 S2 S3 S4 S5 _) ST.TEXELMODE S2, W1, (DRC0 DRC1)	
Description:	Stores data from supplied source to memory. Stores data to memory, texel mode	
Name:	SMP (SMP1D SMP2D SMP3D)	
Format:	SMP1D sourceDRC, sourceTextureState, sourceData, sourceSamplerState, sourceSharedLOD, sourceDestPtr, chan	
Backend phase:	SMP1D{.PROJ}{.FCNORM}{.NNCOORDS}{.LODM}{.PPLOD}{.TAO}{.SOO}{.SNO} {.WRT}{.SBMode}{.ARRAY}{.INTEGER}{.COMPARISON}{.SCHEDSWAP}{.DIRECT} (DRC0 DRC1), S0, S1, S2, (S3 _), S4, chan	
Description:	Sample Texture. One, two or three dimensions	
	<pre>in vec2 textureCoordinate; out vec4 fragColor; void main() { fragColor = texelFetch(sampler, ivec2(gl_FragCoord.xy), 0); }</pre>	<pre>3 : smp2d.fcnorm.replace.integer drc0, sh4, r1, sh0, sh11, r0, 4;</pre>
Name:	ATOM	
Format:	ATOM.opCode sourceDestSelect, sourceDRC, sourceSelect	
Backend phase:	ATOM.opCode {.DIRECT} (S0 S1 S2 S3 S4 S5), (DRC0 DRC1), (S0 S1 S2 S3 S4 S5)	
Description:	Loads data from memory which is operated on with supplied data and operation type is written back to memory and supplied destination	

6.7 Flow Control Instructions

Name:	BA
Format:	BA source
Construction:	BA{.ALLINST .ANYINST} immediateAddressOrOffset
Description:	Branch absolute to Addr, optionally using the modifiers
Name:	BAL
Format:	BAL source
Construction:	BAL{.ALLINST .ANYINST} immediateAddressOrOffset
Description:	Save link pointer then branch absolute to Addr, optionally using the modifiers
Name:	BR
Format:	BR source
Construction:	BR{.ALLINST .ANYINST} immediateAddressOrOffset
Description:	Branch relative by Offset, optionally using the modifiers.
Name:	BRL
Format:	BRL source
Construction:	BRL{.ALLINST .ANYINST} immediateAddressOrOffset
Description:	Save link pointer then branch relative by Offset, optionally using the modifiers.
Name:	BPRET
Format:	BPRET
Construction:	BPRET
Description:	Branch absolute to saved Breakpoint Return address. The predicate condition code must be set to "always"
Name:	LAPC

Format:	LAPC
Construction:	LAPC
Description:	Link address to program counter (=RET)
Name:	SAVL
Format:	SAVL source
Construction:	SAVL W0
Description:	Save (move) link address (Dest W0 is in terms of 16-bit, not bytes)

7.8. Conditional Instructions

Name:	CNDST
Format:	CNDST sourcePCND, dest, source, sourceAdjust
Construction:	CNDST (0 1 2 3), W0, S0, (0...2)
Description:	<p>Conditional Start</p> <p>W0 is destination</p> <p>sourceAdjust = 1 or 2</p> <p>If ([!]<i>sourcePCND</i> true false] && S0 == 0) {</p> <p> W0 = 0</p> <p> Pe = 1</p> <p>} else {</p> <p> W0 = S0 + sourceAdjust</p> <p> Pe = 0</p> <p>}</p>
Name:	CNDEF
Format:	CNDEF sourcePCND, dest, source, sourceAdjust
Construction:	CNDEF (0 1 2 3), W0, S0, (0...2)
Description:	<p>Conditional Elself</p> <p>W0 is destination</p> <p>sourceAdjust = 0, 1 or 2</p> <p>If (S0 == 0) {</p> <p> W0 = S0 + sourceAdjust</p> <p> Pe = (sourceAdjust == 0)</p> <p>} elseif ([!]<i>sourcePCND</i> true false] && S0 == 1) {</p> <p> W0 = 0</p> <p> Pe = 1</p> <p>} else {</p> <p> W0 = S0</p> <p> Pe = 0</p> <p>}</p>
Name:	CNDSM
Format:	CNDSM sourcePCND, dest, source1, source2
Construction:	CNDSM (0 1 2 3), W0, S0, S2

Description:	Conditional Set Mask W0 is destination If ([!] <code>sourcePCND</code> [true false] && <code>S0 == 0</code>) { <code>W0 = S2</code> <code>Pe = (S2 == 0)</code> } else { <code>W0 = S0</code> <code>Pe = (S0 == 0)</code> }
Name:	CNDLT
Format:	CNDLT <code>sourcePCND</code> , <code>dest</code> , <code>destPred</code> , <code>source</code> , <code>sourceAdjust</code>
Construction:	CNDLT (0 1 2 3), W0, P0, S0, (1...2)
Description:	Conditional Loop Test W0 is destination <code>sourceAdjust = 1</code> or <code>2</code> # if there are no running instances for which loop test passes, exit loop If (<code>or_reduce(all_instances([!]<code>sourcePCND</code>[true false]) & all_instances(<code>Pe</code>)) == 0</code>) { <code>P0 = 0</code> If (<code>S0 > sourceAdjust</code>) { <code>W0 = S0 - sourceAdjust</code> <code>Pe = 0</code> } else { <code>W0 = 0</code> <code>Pe = 1</code> } } # if current instance is running and the test fails, increment mask count } elseif ([!] <code>sourcePCND</code> [true false] && <code>S0 == 0</code>) { <code>P0 = 1</code> <code>W0 = sourceAdjust</code> <code>Pe = 0</code> # otherwise if current instance is running and the test fails or isn't # running, leave the mask count alone and set Pe appropriately } else { <code>P0 = 1</code> <code>W0 = S0</code> <code>Pe = (S0 == 0)</code> }
Name:	CNDEND
Format:	CNDEND <code>dest</code> , <code>source</code> , <code>sourceAdjust</code>

Construction:	CNDEND W0, S0, (1...2)
Description:	<p>Conditional End</p> <p>W0 is destination</p> <p>sourceAdjust = 1 or 2</p> <pre>If (S0 > sourceAdjust) { W0 = S0 - sourceAdjust Pe = 0 } else { W0 = 0 Pe = 1 }</pre>
Name:	CNDSETL
Format:	<p>CNDSETL.A dest, source1, source2</p> <p>CNDSETL.B dest, source1, source2</p>
Construction:	<p>CNDSETL.A W0, S0, S2</p> <p>CNDSETL.B W0, S0, S2</p>
Description:	<p>Conditional Set Link Address for Call Loop</p> <p>W0 is destination</p> <p>This instruction is split into two parts, A and B. Keep all arguments the same for both parts.</p> <p>Part A does not update Dest or Pe, performing only internal operations.</p> <p>PartB behaves as below:</p> <p>find first instance where Pe = 1</p> <p>link address = addr[first instance's S2]</p> <pre>{ # if call loop is skipped entirely or not processing chosen address # then leave mask count unchanged, otherwise mark for execution if S0 == 0 and current instance S2 != first instance's S2 { W0 = 1 Pe = 0 } else { W0 = S0 Pe = (S0 == 0) } }</pre>
Name:	CNDLPC
Format:	CNDLPC dest, source
Construction:	CNDLPC W0, S0

Description:

```
Conditional Loop for Call
W0 is destination
{
    # if running, mark as done by setting mask count to 2
    if S0 = 0 {
        W0 = 2
        Pe = 0
    # else if this was not the chosen address, set mask count to 0 to
    # enable execution on next iteration
    } elseif (S0 == 1) {
        W0 = 0
        Pe = 1
    # otherwise this instance skipped the call loop entirely so leave
    # mask count unchanged
    } else {
        W0 = S0
        Pe = 0
    }
}
```


7.9. Data access Instructions

Name:	WDF	
Format:	WDF sourceDRC	
Construction:	WDF (DRC0 DRC1)	
Description:	Wait until specified data fence is returned from memory sub-system.	
	<pre>in vec2 textureCoordinate; out vec4 fragColor; void main() { fragColor = texelFetch(sampler, ivec2(gl_FragCoord.xy), 0); }</pre>	<pre>3 : smp2d.fcnorm.replace.integer drc0, sh4, r1, sh0, sh11, r0, 4; 4 : wdf drc0</pre>
Name:	ITRSMP (ITRSMP1D ITRSMP2D ITRSMP3D)	
Format:	ITRSMP1D dest, sourcePerspectiveControl, sourceDRC, sourceCoeff, sourceTextureState, sourceSamplerState, chan, sourceCount, sourceWCoeff, sourceRasteriserState, sourceForcedSampleCount	
Construction:	ITRSMP1D.mode{.SAT}{.PROJ}{.FCNORM}{.NNCOORDS}{.SCHEDSWAP .SCHEDWDF}{.COMPARISON} (R0...R251 0){.F16}, (0...3), (DRC0 DRC1), (CF0...CF255), (SH0...SH255), (SH0...SH255), (1...4), (0...16), (CF0...CF255), (SH0...SH255), (SH0...SH255)	
Description:	Iterate coordinates from supplied coefficients and generate texture lookup request using those coefficients.	
	<pre>void main() { fragColor = texture(sampler, textureCoordinate); }</pre>	<pre>0 : (ignorepe) { itrsmp2d.pixel.fcnorm.schedwdf r0, 1, drc0, cf4, sh4, sh0, 4, cf0, }</pre>
Name:	SBO	
Format:	SBO.COEFF sourceBaseOffset SBO.SHARED sourceBaseOffset	
Construction:	SBO.COEFF (0...255) SBO.SHARED (0...255)	
Description:	Modify the base offset of shared or coefficient base addresses	
Name:	DITR	
Format:	DITR dest, sourceDRC, sourceCoeff, sourceCount, sourcePerspectiveControl, sourceWCoeff, sourceRasteriserState, sourceForcedSampleCount	

Construction:	DITR.(mode){.SAT}{.SCHEDSWAP .SCHEDWDF} (R0...R251), (DRC0 DRC1), (CF0...CF255), (0...16), (0...3), (CF0...CF255)
Description:	Iterate coordinates from supplied coefficients

6.10 F64 Instructions

Name:	F64MUL
Format:	TBC
Construction:	TBC
Description:	Multiply, two sources $\text{dest} = S0 * S1$
Name:	F64ADD
Format:	TBC
Construction:	TBC
Description:	Add, two sources $\text{dest} = S1 + S2$
Name:	F64MAD
Format:	TBC
Construction:	TBC
Description:	Multiply and add, three sources $\text{dest} = S0 * S1 + S2$
Name:	F64DIV
Format:	TBC
Construction:	TBC
Description:	Divide, two sources $\text{dest} = S0 / S1$
Name:	F64RCP
Format:	TBC
Construction:	TBC
Description:	Reciprocal ($1/x$), single source $\text{dest} = 1 / S0$

Name:	F64SQRT
Format:	TBC
Construction:	TBC
Description:	Square root, single source dest = $\sqrt{S0}$
Name:	F64RSQ
Format:	TBC
Construction:	TBC
Description:	Reciprocal square root, single source dest = $1 / \sqrt{S0}$
Name:	F64BYP
Format:	TBC
Construction:	TBC
Description:	Bypass dest = S0

7. Appendix

7.1 Special Constants

Index	Value	Definition	Type
0	0x00000000	0 (INT32) / 0.0 (Float)	SC
1	0x00000001	1 (INT32)	SC
2	0x00000002	2 (INT32)	SC
3	0x00000003	3 (INT32)	SC
4	0x00000004	4 (INT32)	SC
5	0x00000005	5 (INT32)	SC
6	0x00000006	6 (INT32)	SC
7	0x00000007	7 (INT32)	SC
8	0x00000008	8 (INT32)	SC
9	0x00000009	9 (INT32)	SC
10	0x0000000A	10 (INT32)	SC
11	0x0000000B	11 (INT32)	SC
12	0x0000000C	12 (INT32)	SC
13	0x0000000D	13 (INT32)	SC
14	0x0000000E	14 (INT32)	SC
15	0x0000000F	15 (INT32)	SC
16	0x00000010	16 (INT32)	SC
17	0x00000011	17 (INT32)	SC
18	0x00000012	18 (INT32)	SC
19	0x00000013	19 (INT32)	SC
20	0x00000014	20 (INT32)	SC
21	0x00000015	21 (INT32)	SC
22	0x00000016	22 (INT32)	SC
23	0x00000017	23 (INT32)	SC
24	0x00000018	24 (INT32)	SC
25	0x00000019	25 (INT32)	SC
26	0x0000001A	26 (INT32)	SC
27	0x0000001B	27 (INT32)	SC
28	0x0000001C	28 (INT32)	SC
29	0x0000001D	29 (INT32)	SC
30	0x0000001E	30 (INT32)	SC
31	0x0000001F	31 (INT32)	SC
64	0x3F800000	1.0f	SC
65	0x40000000	float(21)	SC
66	0x40800000	float(22)	SC
67	0x41000000	float(23)	SC
68	0x41800000	float(24)	SC
69	0x42000000	float(25)	SC
70	0x42800000	float(26)	SC
71	0x43000000	float(27)	SC
72	0x43800000	float(28)	SC
73	0x44000000	float(29)	SC

Index	Value	Definition	Type
74	0x44800000	float(210)	SC
75	0x3F000000	float(2-1)	SC
76	0x3E800000	float(2-2)	SC
77	0x3E000000	float(2-3)	SC
78	0x3D800000	float(2-4)	SC
79	0x3D000000	float(2-5)	SC
80	0x3C800000	float(2-6)	SC
81	0x3C000000	float(2-7)	SC
82	0x3B800000	float(2-8)	SC
83	0x3B000000	float(2-9)	SC
84	0x3A800000	float(2-10)	SC
85	0x3A000000	float(2-11)	SC
86	0x39800000	float(2-12)	SC
87	0x39000000	float(2-13)	SC
88	0x38800000	float(2-14)	SC
89	0x402DF854	e	SC
90	0x3EBC5AB2	1/e	SC
91	0x3FB504F3	Float SQRT(2)	SC
92	0x3F3504F3	Float 1/SQRT(2)	SC
93	0x3F490FDB	Float PI/4	SC
94	0x3FC90FDB	Float PI/2	SC
95	0x40490FDB	Float PI	SC
128	0x3EA2F983	Float 1/PI	SC
129	0x3F22F983	Float 2/PI	SC
130	0x3FA2F983	Float 4/PI	SC
131	0x40C90FDB	Float 2*PI	SC
132	0x41490FDB	Float 4*PI	SC
133	0x41C90FDB	Float 8*PI	SC
134	0x37800000	1.0f/65536f	SC
135	0x38000000	1.0f/32768f	SC
136	0x3B4D2E1C	0.0031308f	SC
137	0x414EB852	12.92f	SC
138	0x3ED55555	1.0f/2.4f	SC
139	0x3F870A3D	1.055f	SC
140	0x3D6147AE	0.055f	SC
141	0x80000000	-0.0f	SC
142	0x7F800000	Infinity	SC
143	0xFFFFFFFF		SC
144	0x7FFF7FFF		SC
145	0x3E9A209B	Log ₁₀ (2)	SC
146	0x3F317218	Log _e (2)	SC
147	0x0000007F	127 (INT32)	SC
148	0x7F7FFFFFFF	Max Float	SC
149	0x4B000000	2 ²³	SC
150	0x4B800000	2 ²⁴	SC

Index	Value	Definition	Type
151	0x3F860A92	Pi/3	SC
152	0x3EAAAAAB	1/3	SC
153	0x3E2AAAAAB	1/6	SC
154	0x40549A78	Log ₂ (10)	SC
155	0x3FB8AA3B	Log ₂ (e)	SC
156	0x3D25AEE6	0.04045f	SC
157	0x3D9E8391	1.0f/12.92f	SC
158	0x3F72A76F	1.0f/1.055f	SC
159	0x4019999A	2.4f	SC