



PowerVR Instruction Set Reference

<u>Public</u>. This publication contains proprietary information which is subject to change without notice and is supplied 'as is' without warranty of any kind. Redistribution of this document is permitted with acknowledgement of the source.

Filename : PowerVR Instruction Set Reference

Version : PowerVR SDK REL_17.2@4910709a External Issue

Issue Date : 30 Oct 2017

Author : Imagination Technologies Limited



Contents

| 1. | Genera | al Architecture Information | 5 |
|----|-------------------|--|----|
| 2. | Power\ | VR USC Core Overview | 6 |
| | 2.1. | Series 6 Core | 6 |
| | 2.1.1. | USC | 6 |
| | 2.1.2. | USC ALU | |
| | 2.1.3. | Vertex Processing Pipeline | |
| | 2.1.4. | Pixel Processing Pipeline | 9 |
| 3. | | ıre of ISR assembly code | |
| | | General structure | |
| | | Main Instruction Group | |
| | 3.2.1. | Example | |
| | 3.2.2. | Opcodes | |
| | 3.2.3. | Source arguments | |
| | 3.2.4. 3.2.5. | Internal sources Destination arguments | |
| | 3.2.5. 3.2.6. | Complex instructions | |
| | 3.2.0. 3.2.7. | Texture address unit | |
| | 3.2.8. | F16 Sum-Of-Products unit | |
| | | Bitwise Instruction Group | |
| | 3.3.1. | Example | |
| | 3.3.2. | Opcodes | |
| 4. | Registo | ers | |
| • | _ | ypes of Registers | |
| | 4.1.1. | Temporary | |
| | 4.1.2. | Vertex Input | |
| | 4.1.3. | Coefficient Registers (Normal/Alternate set) | 13 |
| | 4.1.4. | Shared Registers | |
| | 4.1.5. | Index Registers | |
| | 4.1.6. | Pixel Output Registers | |
| | 4.1.7. | Special Constant | |
| | 4.1.8. | Vertex Output Registers | |
| | 4.1.9. 4.1.10. | Dynamic Constant Registers (optional) | |
| | 4.1.10. | Slot Registers (optional) | |
| 5. | | tion Modifiers | |
| | | | _ |
| 6. | | tions List | |
| | | Floating Point Instructions | |
| | 6.1.1. 6.1.2. | FADD | |
| | 6.1.3. | FMUL | |
| | 6.1.4. | FRCP | |
| | 6.1.5. | FRSQ | |
| | 6.1.6. | FSQRT | |
| | 6.1.7. | FLOG | |
| | 6.1.8. | FEXP | |
| | 6.1.9. | GCMP | |
| | 6.1.10. | GEXP | |
| | 6.1.11. | F16SOP | |
| | 6.1.12. | SOPMOV | |
| | 6.1.13. | F16SOP.MAD | |
| | 6.1.14. | F16SOP.U8 | |
| | 6.1.15. | SOPMOV.U8 | |
| | 6.1.16. | F16SOP.U8MAD | 23 |

| 6.1.17. | SOPU8MADMOV | |
|--------------------|------------------------------|-----|
| 6.1.18. | MBYP | |
| 6.1.19. | FDSX | |
| 6.1.20. | FDSY | |
| 6.1.21. 6.1.22. | FDSYFFDSYF | |
| 6.1.22. | CONVERTTOF64 | |
| 6.1.24. | CONVERTION 04CONVERTEROMF 64 | |
| 6.1.25. | FSINC | |
| | FARCTANC | |
| | FRED | _ |
| 6.1.28. | GTA | |
| 6.2. Data l | Movement Instructions | |
| 6.2.1. | MOV | 27 |
| 6.2.2. | MOVC | |
| | PCK | |
| | UNPCK | |
| | r Instructions | |
| | UADD8 | |
| | UMUL8 | |
| | UMAD8 | |
| 6.3.4. | IADD8 | |
| 6.3.5. | IMUL8 | |
| 6.3.6. | IMAD8 | |
| 6.3.7. | UADD16 | |
| 6.3.8. | UMUL16 | |
| 6.3.9. | UMAD16 | |
| 6.3.10. | IADD16 | |
| 6.3.11. | IMUL16 | |
| 6.3.12. | IMAD16 | |
| 6.3.13. | ADD64UADD6432 | |
| 6.3.14. 6.3.15. | SADD6432 | |
| 6.3.16. | UMADD32 | |
| 6.3.17. | SMADD32 | |
| 6.3.18. | UMADD64 | |
| 6.3.19. | SMADD64 | |
| | nstructions | |
| 6.4.1. | TSTZ | |
| 6.4.2. | TSTGZ | 34 |
| 6.4.3. | TSTGEZ | |
| 6.4.4. | TSTC | |
| 6.4.5. | TSTE | 35 |
| 6.4.6. | TSTG | 36 |
| 6.4.7. | TSTGE | 36 |
| 6.4.8. | TSTNE | 36 |
| | TSTL | |
| 6.4.10. | TSTLE | 37 |
| | TSTMIN | |
| 6.4.12. | TSTMAX | |
| | e Instructions | |
| 6.5.1. | AND | |
| 6.5.2. | OR | |
| 6.5.3. | XOR | |
| 6.5.4. | NAND | |
| 6.5.5. | NOR | |
| 6.5.6. | XNOR | |
| 6.5.7. | SHFL | |
| | REV | |
| 6.5.9. | LSL | 4() |

| 6 5 44 |). CPS | |
|---|---|------------------------------|
| 6.5.11 | | |
| 6.5.12 | | |
| 6.5.13 | | |
| 6.5.14 | | |
| 6.5.15 | | |
| 6.5.16 | | |
| 6.5.17 | | |
| 6.5.18 | | |
| 6.5.19 | | |
| 6.5.20 6.5.21 | | |
| 6.6. | Backend Instructions | |
| 6.5 | Flow Control Instructions | |
| | Conditional Instructions | |
| 6.8.1. | | |
| 6.8.2. | CNDEF | |
| 6.8.3. | CNDSM | |
| 6.8.4. | CNDLT | - |
| 6.8.5. | CNDEND | |
| 6.8.6. | CNDSETL | |
| 6.8.7. | CNDLPC | |
| 6.9. | Data Access Instructions | 48 |
| 6.9.1. | WDF | |
| 6.9.2. | ITRSMP (ITRSMP1D ITRSMP2D ITRSMP3D) | |
| 6.9.3. | | |
| 6.9.4. | DITR | 49 |
| | | |
| | F64 Instructions | 49 |
| 6.10 | F64 Instructions | |
| 6.10 7. Cont a | act Details | 50 |
| 6.10 7. Conta Appendix A | nct Details | 50 51 |
| 6.10 7. Conta Appendix A | act Details | 50 51 |
| 6.10 7. Conta Appendix A | nct Details | 50 51 |
| 6.10 7. Conta Appendix A A.1. | AppendixSpecial Constants | 50 51 |
| 6.10 7. Conta Appendix A A.1. List of | AppendixSpecial Constants | 50 51 51 |
| 6.10 7. Conta Appendix A A.1. List of I | AppendixSpecial ConstantsFigures | 50 5151 |
| 6.10 7. Conta Appendix A A.1. List of I Figure 1. Se Figure 2. Un | Appendix | 505151 |
| 6.10 7. Conta Appendix A A.1. List of I Figure 1. Se Figure 2. Un | AppendixSpecial ConstantsFigures | 505151 |
| 6.10 7. Conta Appendix A A.1. List of I Figure 1. Se Figure 2. Un Figure 3. US | AppendixSpecial Constants | 505166 |
| 6.10 7. Conta Appendix A A.1. List of I Figure 1. Se Figure 2. Un Figure 3. US Figure 4. Ve | Appendix Special Constants Figures ries6 Core ified Shading Cluster GC ALU Pipeline rtex Processing Pipeline | 505166 |
| 6.10 7. Conta Appendix A A.1. List of I Figure 1. Se Figure 2. Un Figure 3. US Figure 4. Ve | AppendixSpecial Constants | 505166 |
| 6.10 7. Conta Appendix A A.1. List of I Figure 1. Se Figure 2. Un Figure 3. US Figure 4. Ve | Appendix Special Constants Figures ries6 Core ified Shading Cluster GC ALU Pipeline rtex Processing Pipeline | 505166 |
| 6.10 7. Conta Appendix A A.1. List of I Figure 1. Se Figure 2. Un Figure 3. US Figure 4. Ve | Appendix Special Constants Figures ries6 Core ified Shading Cluster CC ALU Pipeline rtex Processing Pipeline sel Processing Pipeline | 505166 |
| 6.10 7. Conta Appendix A A.1. List of I Figure 1. Se Figure 2. Un Figure 3. US Figure 4. Ve Figure 5. Pix List of | Appendix Special Constants Figures ries6 Core ified Shading Cluster CC ALU Pipeline rtex Processing Pipeline cel Processing Pipeline | 505166789 |
| 6.10 7. Conta Appendix A A.1. List of I Figure 1. Se Figure 2. Un Figure 3. US Figure 4. Ve Figure 5. Pix List of Table 1.Instr | Appendix Special Constants Figures ries6 Core ified Shading Cluster GC ALU Pipeline rtex Processing Pipeline rel Processing Pipeline rel Processing Pipeline | 505166 |
| 6.10 7. Conta Appendix A A.1. List of I Figure 1. Se Figure 2. Un Figure 3. US Figure 4. Ve Figure 5. Pix List of Table 1.Instr Table 2. Back | Appendix | |
| 6.10 7. Contain Appendix A A.1. List of I Figure 1. Se Figure 2. Un Figure 3. US Figure 5. Pix List of Table 1.Instructor Table 2. Back Table 3. Flow | Appendix Special Constants Figures ries6 Core ified Shading Cluster GC ALU Pipeline rtex Processing Pipeline rel Processing Pipeline rel Processing Pipeline | |



1. General Architecture Information

The Universal Shading Cluster (USC) assembly code described in this Instruction Set Reference (ISR) drives the USC component(s) of the PowerVR architecture.

The information in this document enables developers to write shaders that use the hardware more efficiently.

Even though most of the information in this document applies to the PowerVR Series 6XT architecture, we indicated parts that may not be applicable on all PowerVR architectures as **optional**. Refer to the main PowerVR ISR document (NDA required) for precise information regarding feature availability.

Below is the hierarchical description of a USC with the important parts in bold.

A **USC** comprises:

- USC Common Store (CS or USCCS)
- USC Pipeline Datapaths (USCPDs)
- Iterators
- DMA Output
- F64 ALU-Pipeline datapath (optional)

Each **USCPD** comprises:

- Unified Store (US)
- Bypass FIFO
- One **ALU Pipeline**

The Arithmetic Logic Unit (ALU) Pipeline in each USCPD comprises:

- ALU Instances
- Sideband/Control Bypass Pipeline
- Texture Address Unit (TAU) (optional)

Each ALU Instance contains a set of ALUs (see 'ALU Partitioning') and comprises:

- ALU Source unit selects sources, and swizzles
- ALU Phase 0 arithmetic operations for phase 0
- ALU Phase 1 arithmetic operations for phase 1
- ALU Phase 2 arithmetic operations for phase 2
- ALU Move final multiplexing of results
- F16 ALU-phases (optional)

The pipeline operates in Single Instruction Multiple Data (SIMD) mode across multiple parallel data instances that are processed at a rate of one scalar component per clock (ie. it is not a vector pipeline).




2. PowerVR USC Core Overview

2.1. Series 6 Core

In the picture below, you can see a high level overview of the PowerVR Series 6 Graphics Processing Unit (GPU) core.

It can be seen that the vertex and fragment stages share the same Universal Shading Cluster (USC) cores, and these cores can either output their result to the Tiling Accelerator (TA) or the Pixel Back End (PBE). The USC cores are fed by 3 types of data masters and a scheduler. Each pair of USCs share a Texture Processing Unit (TPU).

The Texture Load Accelerator (TLA) handles converting texture data into optimal format and the acceleration of 2D surface operations such as blits.



rigate 1. octicso ooi

2.1.1. USC

In this image you can see the layout of a single USC. It uses the Common Store (USCCS) for fetching uniform data, the iterator for getting interpolated varying data. It is fed by the fine grain scheduler that takes resident tasks to be executed.

The USC contains numerous ALU instances each working on a thread (may be vertex, pixel etc. task). There are 16 instances in a group. The instances in a group execute the same instructions.

Each group of 1024 ALU instances share a Unified Store (US) that they can use to store data temporarily. Each ALU instance has space for about 24 floats there. Although it is possible to have more than 24 floats in the US for each ALU instance, it is not advised as in that case occupancy suffers.






Figure 2. Unified Shading Cluster

2.1.2. USC ALU

In this image, you can see the layout of a single ALU pipeline. Most of the USC instructions run on this pipeline, and it is best to utilise all the stages in a given path in this pipeline.

For example:

(Optional) It is possible to execute two F16 (Sum of Products) SOP instructions plus the F32 <-> F16 conversions plus the mov/output/pack instruction in one cycle.


(Optional) Also, on some of the PowerVR hardware there is the possibility of executing 4 SOPMAD instructions in one cycle.

Alternatively, an FP32 (Multiply-Add) MAD and an FP32/INT32 MAD/UNPACK instruction could be executed, plus a test (conditional) instruction plus the mov/output/pack instruction in one cycle. This allows for performing a conditional mov.

If there is bitwise work to be done, it is possible to issue a bitwise MASK or SHIFT/COUNT, a bitwise logical operation, a bitwise shift, a test and the mov/output/pack instructions in one cycle.

It is also possible to execute a single complex operation (ie. rcp) and a mov/output/pack instruction in one cycle.

Lastly, an interpolate/sample instruction plus the usual mov/output/pack instruction can be executed in one cycle.




2.1.3. Vertex Processing Pipeline

In this image, you can see the various stages a vertex goes through after being processed by the vertex shader.


The end result of this process is a list of primitives that are projected, clipped, plus a list containing which primitive belongs to a given tile.





2.1.4. Pixel Processing Pipeline

After the tiling process is complete, tiles are processed at the pixel stage. Primitives are rasterized, hidden surfaces are removed and plane equations are calculated for interpolating vertex data. Then, pixel shaders are executed and their result is written to the pixel buffer.



3. Structure of ISR assembly code

3.1. General structure

To aid programming, and to support instruction co-issue, program instruction groups are used. Instruction co-issue is where multiple instructions are issued, in a single clock cycle, to run in the multiple phases of the Universal Shading Cluster (USC) Pipeline Datapath (USCPD).

The Arithmetic Logic Unit (ALU) pipeline allows up to 6 instructions (1 per phase + backend) to be issued within a clock. These instructions are presented to the assembler as a "group" of instructions.

The general layout of an instruction group can be seen below:

```
[n] : [if (cond)]  # n is group number (if is optional)
       [Op 0]  # First op
       [Op 1]  # Second op (optional)
       ..
       [Op N]  # Nth operation (optional)
```

Note that some of the commands are removed in the interest of clarity. However, the main instructions are still there, so it is sufficient to optimise code based on the disassembly output.

3.2. Main Instruction Group

The Main ALU performs all floating point, integer operations and packing/unpacking operations. The operations are split into three phases that are fully exposed as separate entities where they are not being used for other functions.

The Main ALU may not be used at the same time as the Bitwise ALU.

3.2.1. Example

3.2.2. **Opcodes**

Phase 0, phase 1 and backend can each take one instruction. Phase 2 can take PACK, TEST and/or MOV instruction.

Instructions should appear in the code in phase order (zero to two) and if there is a TEST instruction it should appear before the MOV instruction.

Instructions do not need to be present for all phases. There are some restrictions on which combinations of phases can be present. Phase 1 can only be present if phase 0 is also present. Backend instructions can be present on their own or in combination with phase 0 and phase 2.

3.2.3. Source arguments

There are two groups of ALU inputs:

- S0, S1, S2
- S3, S4, S5

0, 1, 2 or 3 inputs may be used from each instruction group, but the lowest numbered inputs within each group must be used first.

Source arguments denote possible input registers in the reference section.



3.2.4. Internal sources

Internal feedthrough sources (FT0, FT1 and FT2) are generated by phase 0, 1 and 2 instructions respectively. These are shown as the destination (first argument) of the phase instructions.

Internal sources for phase 2 may need to be declared if phase two instructions are present. Phase 2 instructions can only choose from two pre-selected external sources in addition to FT0 and FT1 and these are named IS0 and IS1.

3.2.5. Destination arguments

ALU outputs are:

- W0
- W1

Destination arguments denote possible output registers in the reference section.

3.2.6. Complex instructions

Complex and Trigonometric instructions use the entire Main ALU and have fixed sources and destinations.

(Optional) However, when issued in Phase 1, Complex and Trigonometric instruction types can leave resources free in Phase 0 of the Main ALU to be coissued. They can also be coissued with F16SOP operations. FRED instructions can never be coissued and 32/64 bit integer instructions cannot be used in Phase 0.

3.2.7. Texture address unit

The texture address unit (TAU) is used to calculate texel memory addresses for a given set of texture coordinates. The texture address unit occupies all phases of the Main ALU, and is used via the GTA (Generate Texel Address) instruction. GTA has fixed sources and destinations.

The TAU processes four instances in parallel which allows common source data and calculations to be shared. For example, each instance reads only 32 bits of the 128-bit texture state.

3.2.8. F16 Sum-Of-Products unit

The F16 Sum-of-Products (SOP) unit is an F16 precision vector ALU, which may be used for operations such as alpha blending. Any F32 inputs are converted to F16 prior to performing calculations. The F16 SOP unit uses the entire Main ALU.

3.3. Bitwise Instruction Group

The Bitwise ALU performs all Bitwise and Logical operations. The Bitwise ALU may not be used at the same time as the Main ALU.

3.3.1. Example

```
0 : lsl ft2, s2, s1  # Shift1 instruction
ftb ft3, ft2  # Count instruction, ft3 implicitly drives w1
and ft4, ft2, s3  # Logical instruction
asr ft5, ft4, s1, ft3  # Shift2 instruction, ft5 implicitly drives w0
tz p0, ft5  # Test instruction
```

3.3.2. Opcodes

A bitwise instruction group consists of up to six instructions (grouped into three phases) which are associated with the following six functional units:

Phase 0:

- Bitmask
- bit shift #1
- bit count

| lmaainatian Taabaalaai | ~~ |
|-------------------------|-----|
| Imagination Technologic | -:5 |

Public

Phase 1:

• logical instruction

Phase 2:

- bit shift #2
- bit test

Different instructions are available for each functional unit. Not all six instructions have to be present, but those present must be arranged in the order shown in the table. The source declarations should be placed before the instructions and the destination declarations should be placed after the instructions.

In the code example above no instruction has been provided for the bitmask function in phase 0. So this logical unit is unused and the opcode for it will be set to a default value by the compiler.

In general the compiler will fill in default encoding values for unused instructions in any phase that is used. The programmer need not worry about phases and can just assign opcodes to functional blocks as required.

No bitwise instructions use multiple phases. There are no bitwise backend instructions.



4. Registers

4.1. Types of Registers

4.1.1. Temporary

Code: Rn[IDXi, D]
Access: Read/Write
Max Available: 248 (n)

Description: Temporary Registers are used for general purpose calculation and are uninitialised.

Temporary Registers are allocated from the Unified Store and may be indexed

(D is dimension can be [1, 2, 4, 8, 16], default value is 1 if omitted)

4.1.2. Vertex Input

Code: Vin[IDXi, D]
Access: Read/Write
Max Available: 248 (n)

Description: Vertex Input Registers behave similarly to Temporary Registers except they contain pre-

initialised inputs to each instance.

Vertex Input Registers are allocated from the Unified Store and may be indexed.

Example:

| <pre>void main() {</pre> | 0 : mov ft0, vi3 |
|--------------------------------------|---|
| <pre>gl_Position = inVertex; }</pre> | mov ft0.e0.e1.e2.e3, ft0 uvsw.write ft0, 3; |

4.1.3. Coefficient Registers (Normal/Alternate set)

Code: CFn[IDXi, D], CFAn[IDXi, D]

Access: Read/Write

Max Available: Architecture Dependent (n)

Description: Coefficient Registers (and the alternate set) contain pre-initialised inputs shared between multiple instances of the same thread. They are normally read-only but may be written to if multiple instances ensure they do not clash by writing the same registers – the USC does not perform hazard checking for this.

Coefficient Registers are allocated from the Common Store and may be indexed.

They are used for interpolating vertex shader outputs between vertices.

Example:

| void main() | 0 : |
|---------------------|--------------|
| { | fitr.pixel |
| fragColor = | r0, drc0, |
| vec4(textureCoordin | cf4, cf0, 2; |
| ate, 0.0, 1.); | |
| } | |



4.1.4. Shared Registers

Code: SHn[IDXi, D]
Access: Read/Write
Max Available: 4096 (n)

Description: Shared Registers contain pre-initialised inputs shared by an entire thread. They are normally read-only but may be written to if multiple instances ensure they do not clash by writing the

Public

same registers - the USC does not perform hazard checking for this.

Shared Registers are allocated from the Common Store and may be indexed.

Example:

```
uniform vec4 t;
void main()
{
    fragColor = t;
}

    color = t;
}

uniform vec4 t;
sh0
    mov
r0.e0.e1.e2.e3,
ft0
    mov r1,
sh1;
```

4.1.5. Index Registers

Code: IDXi

Access: Read/Write Max Available: 2 (i)

Description: The Index Registers are used to index other register banks and are uninitialised.

4.1.6. Pixel Output Registers

Code: On[IDXi, D]
Access: Read/Write

Max Available: Architecture Dependent (n)

Description: Pixel Output Registers are used by each instance of a pixel shader to output data to the

PBE module.

If there are tiles per USC Pixel Output Registers are allocated from the Partition Store and may be

indexed.

If this is not the case, Pixel Output Registers are allocated from the Common Store and may be indexed.

4.1.7. Special Constant

Code: SCn / SRn

Access: SC: read-only. SR: some are Read/Write

Max Available: 240 (n)

Description: Special Constants contain fixed values that may be useful to an instance. These are always present for each thread (they do not have to be allocated from either Store) and are described in the tables below.

The Special Constants logical memory space, SC, contains "Special Constants" – values which are truly constant – values which are constant for a particular instance of a program. To help with using shorter encodings the Special Constants are interleaved so the most commonly used are available with 6-bit offsets. They are interleaved 32 values each.

8 offset registers are provided, registers 36-43.

(Optional) Although offsets 0 to 7 are provided for Internal Registers, the actual number of Internal Registers and offsets depends on the configuration and will not exceed 8.

(Optional) Although offsets 0 to 7 are provided for Slot Registers, the actual number of Slot Registers and offsets depends on the configuration and will not exceed 8. The total number of slot registers and internal registers will not exceed 8.

You can find a list of these registers in the appendix sections Special Constants.

Example:



```
void main()
{
    fragC
olor =
vec4(1.0);
}

0 : mov ft0,
c64 #c64 = 1.0
mov
r0.e0.e1.e2.e3,
ft0
mov r1,
c64;
```

4.1.8. Vertex Output Registers

Code: Von

Access: Write-only
Max Available: 256 (n)

Description: Vertex Output Registers are used by each instance to output data to the UVS module.

They exist outside of the USC and as such are write-only using the UVSW instruction.

Vertex Output Registers may be indexed.

May only be written using the UVSW instruction.

4.1.9. Dynamic Constant Registers (optional)

Code: DCn [IDXi, D]
Access: Read-only
Max Available: 16384 (n)

Description: Dynamic Constant Registers are large arrays of constants that exist in main memory to

which the USC manages windows of 16 read only registers per instance.

Dynamic Constant Registers must be indexed.

4.1.10. Internal Registers (optional)

Code: In

Access: Read/Write

Max Available: Architecture Dependent (n)

Description: Internal Registers used for general purpose calculation and are uninitialised.

They are similar to Temporary Registers but are not allocated from the Unified Store – instead there is a dedicated set per instance. As such they cannot be used for DMA or FITR operations.

Internal Registers may not be indexed.

The number of Internal Registers available is dependent on the configuration of Rogue and may range from not being available at all to 8 registers.

4.1.11. Slot Registers (optional)

Code: Sln

Access: Read/Write

Max Available: Architecture Dependent (n)

Description: Slot registers are used for general purpose calculations that are not dependent on data, e.g. loop counters. They are similar to a shared registers allocation that is not initialised in that only one instance will write into this register per instruction, however the Slot registers are not visible to other threads.

The number of Slot Registers available is dependent on the configuration of Rogue and may range from not being available at all to 8 registers.



5. Instruction Modifiers

Table 1.Instruction Modifiers

| rable 1.instruction Modifiers | | |
|--|---|--|
| Modifier Name | Description | |
| .ABS | take absolute value | |
| | | |
| | <pre>void main() {</pre> | |
| | fragmentColor = abs(a); mov r0, ft0; mov r1, ft1; | |
| ARRAY | enables texture arrays | |
| .ANIXI | enables texture arrays | |
| | uniform highp sampler2DArray sampler; 3 : | |
| | <pre>smp2d.fcnor void main() m.array</pre> | |
| | <pre>fragmentColor = texture(sampler,</pre> | |
| | <pre>vec3(textureCoordinate, 0.0)); }</pre> | |
| .CLAMP | Clamp is applied after absolute, but before negation. | |
| | Clamps value to range [+0,1] | |
| | | |
| | | |
| .COMPARISON | Enable comparison filtering in TPU | |
| .DIRECT | Direct DMA instruction; bypass the main ALU pipeline | |
| .E0 | Element selector for operations that operate on types narrower than 32-bit. This will normally be preceded by the data type (f16 etc.). | |
| | For source, selects the part of the argument that forms an element | |
| | For destination, broadcasts the result to these elements of destination. | |
| | Reads from: bits 0-7 | |
| .E1 | Reads from: bits 8-15 | |
| .E2 | Reads from: bits 16-23 | |
| .E3 | Reads from: bits 24-31 | |
| .F16 | Return packed F16 data | |
| .F32 | Return packed F32 data | |
| .FCNORM Fixed point texture data, converted to floating point when returned to U | | |
| | | |
| | void main() | |
| | <pre>fragmentColor = texture(sampler,</pre> | |
| | ntextureCoordinate); 1, drc0, cf4, sh4, sh0, 4, cf0, | |
| .FLR | Take floor part (before absolute/negate), NaN's, +/-inf and +/-0.0f are | |
| | preserved | |
| | | |
| | <pre>void main() {</pre> | |
| | <pre>fragmentColor =</pre> | |
| | } | |
| .INTEGER | U, [V], [S], [T] and [Q] Sample Data are treated as integers | |



| Modifier Name | Description | |
|---------------|---|--|
| [.LODM] | LOD Mode possible values: | |
| | BIAS | |
| | REPLACE | |
| | GRADIENT | |
| .LP | Low Precision | |
| .NEG | Negate | |
| | <pre>void main() { fragmentColor = -a; } mov ft0, sh0.neg mov ft1, sh1.neg mov r0, ft0; mov r1, ft1;</pre> | |
| .NNCOORDS | Non Normalised Coordinates | |
| .ONEMINUS | x = 1 - x | |
| .PPLOD | Per Pixel LOD is enabled – only valid when LODM = Bias or Replace | |
| .PROJ | Per Pixel LOD is enabled – only valid when LODM = Bias or Replace | |
| .ROUNDZERO | Rounds value to zero | |
| .SAT | Saturate iterated coordinates to 0.01.0 | |
| | <pre>void main() { fragmentColor = clamp(a, 0.0, 1.0); } 0 : fadd.sat ft0, sh0, c0 fadd.sat ft1, sh1, c0 mov r0, ft0; mov r1, ft1;</pre> | |
| [.SBMode] | Sample Bypass Mode possible values:DATAINFOBOTH | |
| | <pre>uniform highp sampler2DShadow sampler; void main() { fragmentColor = vec4(texture(sampler, vec3(textureCoordinate, 0.0))); }</pre> 11 : smp2d.fcnorm.bo th drc0, sh12, r1, sh4, _, r0, 1; 1; | |
| .SNO | Sample Number is supplied | |
| .S00 | Sample Offset is supplied | |
| | <pre>void main() { fragmentColor = textureOffset(sampler, textureCoordinate, ivec2(1, 1)); } g : if(!p0) { smp2d.fcnorm.soo drc0, sh8, r32, sh0, _, r0, 4; }</pre> | |
| .TAO | Texture Address Override | |



| Modifier Name | Description |
|----------------------|---|
| [.type] | Data type possible values: |
| | F32 |
| | U16 |
| | S16 |
| | U8 |
| | S8 |
| | U32 |
| | S32 |
| .ZABS | Absolute modifier for the toF16 operand of the Z term |
| .ZCLAMP | Clamp bit for the toF16 operand of the Z term |



6. Instructions List

6.1. Floating Point Instructions

6.1.1. FMAD

Format: FMAD dest, source1, source2, source3.

Phase0: FMAD{.LP}{.SAT} FT0, S0{.ABS}{.NEG}, S1{.ABS}{.NEG}, S2{.ABS}{.NEG}{.FLR} **Phase1:** FMAD{.LP}{.SAT} FT1, S3{.ABS}{.NEG}, S4{.ABS}{.NEG}, S5{.ABS}{.NEG}{.FLR}

Phase2: -

Description: FT0 = S0 * S1 + S2

FT1 = S3 * S4 + S5

| void main() | 2 : fmad ft0, |
|-------------|----------------------|
| { | sh5, i3, sh9 |
| frag | fmad ft1, |
| Color = a * | sh4, i1, i0 |
| b + c; | mov r0, ft1; |
| } | mov r1, ft0; |

6.1.2. FADD

Format: FADD dest, source1, source2.

Phase0: FADD{.SAT} FT0, S0{.ABS}{.NEG}{.FLR}, S1{.ABS} **Phase1:** FADD{.SAT} FT1, S3{.ABS}{.NEG}{.FLR}, S4{.ABS} **Phase2:** FADD{.SAT} FT2, IS3{.ABS}{.NEG}, FTE{.ABS}

Description: FT0 = S0 + S1

FT1 = S3 + S4FT2 = IS3 + FTE

| void main() | 1 : fmad ft0, |
|-------------|----------------------|
| { | sh4, c64, sh0 |
| fra | <pre>fadd ft1,</pre> |
| gColor = a | sh5, i0 |
| + b; | mov r0, ft0; |
| } | mov r1, ft1; |

6.1.3. FMUL

Format: FMUL dest, source1, source2.

Phase0: FMUL{.SAT} FT0, S0{.ABS}{.NEG}{.FLR}, S1{.ABS} Phase1: FMUL{.SAT} FT1, S3{.ABS}{.NEG}{.FLR}, S4{.ABS} Phase2: FMUL{.SAT} FT2, IS3{.ABS}{.NEG}, FTE{.ABS}

Description: FT0 = S0 * S1

FT1 = S3 * S4 FT2 = IS3 * FTE

| void main() | 1 : fmul ft0, |
|-------------|----------------------|
| { | sh4, i1 |
| fragC | fmul ft1, |
| olor = a * | sh5, i0 |
| b; | mov r0, ft0; |
| } | mov r1, ft1; |

6.1.4. FRCP

Format: FRCP dest, source.

Phase0: FRCP W0{.F16.E0.E1}, S0{.F16.E0|.F16.E1}{.ABS}{.NEG}

Phase1: -Phase2: -



Description: W0 = 1 / S0

Special cases:

FRCP(NaN) = +NaN

FRCP(+/-INF) = +/-0FRCP(+/-0) = +/-INF

FRCP(+/-1.0) = +/-1.0 exactly



6.1.5. FRSQ

Format: FRSQ dest, source.

Phase0: FRSQ W0{.F16.E0.E1}, S0{.F16.E0|.F16.E1}{.ABS}{.NEG}

Phase1: -Phase2: -


Description: W0 = 1 / sqrt(S0)

Special cases:

FRSQ(Any NaN) = +NaN

FRSQ (+INF) = +0FRSQ (+/-0) = +/-INFFRSQ(-X) = +NaNFRSQ(1,0) = 1.0 exact

FRSQ(1.0) = 1.0 exactly




6.1.6. FSQRT

Format: FRSQT dest, source.

Phase0: FSQRT W0{.F16.E0.E1}, S0{.F16.E0|.F16.E1}{.ABS}{.NEG}

Phase1: -Phase2: -

Description: W0 = sqrt(S0)



6.1.7. FLOG

Format: FLOG dest, source.

Phase0: FLOG W0{.F16.E0.E1}, S0{.F16.E0|.F16.E1}{.ABS}{.NEG}

Phase1: -Phase2: -

Description: W0 = log2(S0)

Special cases:

log2(Any NaN) = +NaN log2(+INF) = +INFlog2(+/-0) = -INF



log2(-X) = +NaNlog2(1.0) = +0.0

| <pre>void main() { fragColor = log2(a); }</pre> | 0 : flog r0, sh0 |
|--|------------------------|
|--|------------------------|

6.1.8. FEXP

Format: FEXP dest, source.

Phase0: FEXP W0{.F16.E0.E1}, S0{.F16.E0|.F16.E1}{.ABS}{.NEG}

Phase1: -

Description: $W0 = \exp 2(S0)$

Special cases:

 $\exp 2(Any NaN) = +NaN$ $\exp 2(+INF) = +INF$ $\exp 2(+/-0) = +1.0$



6.1.9. GCMP

Format: GCMP dest, source.

Phase0: GCMP W0{.F16.E0.E1}, S0{.F16.E0|.F16.E1}{.ABS}{.NEG}

Phase1: -Phase2: -

Description: Gamma compression

W0 = gcmp(S0)

6.1.10. **GEXP**

Format: GEXP dest, source.

Phase0: GEXP W0{.F16.E0.E1}, S0{.F16.E0|.F16.E1}{.ABS}{.NEG}

Phase1: -Phase2: -

Description: Gamma expansion

W0 = gexp(S0)

6.1.11. F16SOP

Format: F16SOP jDest, kDest, movDest, jArgumentA, jArgumentE, jOp, jArgumentB, jArgumentF, kArgumentC, kArgumentG, kOp, kArgumentD, kArgumentH, movSource

 $\label{eq:phase0:f16SOPW0} $$ Phase0: F16SOPW0{.E0|.E1}.jOut, (W0|W1){.E0|.E1}.kOut, (W1|_), Sn{.E0|.E1}{.NEG}, (Sn|0){.E0|.E1}{.ONEMINUS}, jOp, Sn{.E0|.E1}{.NEG}, (Sn|0){.E0|.E1}{.ONEMINUS}, Sn{.E0|.E1}{.NEG}, (Sn|0){.E0|.E1}{.NEG}, (Sn|0){.E0|.E1}{.ONEMINUS}, kOp, Sn{.E0|.E1}{.NEG}, (Sn|0){.E0|.E1}{.ONEMINUS}, (S3|_) $$$

Phase1: - Phase2: -

Description: 16-bit floating point sum of products, one source.

```
a, b, c, d = \{S0, S1, S2, S3, S4, S5\}.
z = min(s1, 1 - s0)
e, f, g, h = \{S0, S1, S2, S3, S4, S5\} or z.
v, w, x, y = \{S0, S1, S2, S3, S4, S5\}.
jop = any of {add, sub, min, max, rsub, mad}
kop = any of {add, sub, min, max, rsub}
if (jop == mad)
 W0.e0 = a*e+v
 W1.e0 = b*f+x
 W0.e1 = c*g+w
  W1.e1 = d*h+y
else
 j = (a * e) jop (b * f)

k = (c * g) kop (d * h)
  if (rfmt(1) = 1)
         w1 = toF32([k)
        w0 = toF32([j)
  else if (rfmt(0) = 1) then
  {
         w0[31:16] = one of {j, a, b}
         w0[15:0] = one of \{k, c, d\}
  }
  else
  {
         w0[31:16] = one of \{k, c, d\}
         w0[15:0] = one of {j, a, b}
```

```
void main()
                            : sop
                       r0.joutj,
       mediump vec4
                       sh4, i3,
a16 = a;
                       add, sh8,
       mediump vec4
                       0.oneminus
b16 = b;
       mediump vec4
                       r1.koutk,
                       sh5, i1,
c16 = c;
       fragColor =
                       add, i0,
a16 * b16 + c16;
                       0.oneminus
```

6.1.12. SOPMOV

Format: SOPMOV movDest, movSource.

Phase0: SOPMOV.U8{.ZABS}{.ZCLAMP} W0, W1, S3

Phase1: -

Phase2: SOPMOV (W1|_), (S3|_)

Description: MOV part of the F16SOP operation.

6.1.13. F16SOP.MAD

Format: F16SOP.MAD dest1, dest2, dest3, dest4, argumentA1, argumentE1, argumentV1, argumentC2, argumentG2, argumentX2, argumentB3, argumentF3, argumentW3, argumentD4, argumentH4, argumentY4

 $\label{lem:phase0:f16SOP.MAD W0{.F16}{.E0}{.CLAMP}, W0{.F16}{.E1}{.CLAMP}, W1{.F16}{.E0}{.CLAMP}, W1{.F16}{.E0}{.CLAMP}, W1{.F16}{.E1}{.CLAMP}, Sn{.U8|.F16}{.E0|.E1|.E2|.E3}{.NEG}{.ABS}{.FLR}, (Sn|0){.U8|.F16}{.E0|.E1|.E2|.E3}{.ONEMINUS}{.CLAMP}{.ABS}, \\$



```
 \begin{split} &(Sn|0)\{.U8|.F16\}\{.E0|.E1|.E2|.E3\}\{.NEG\}\{.CLAMP\}\{.ABS\}\{.FLR\},\\ &Sn\{.U8|.F16\}\{.E0|.E1|.E2|.E3\}\{.NEG\}\{.ABS\}\{.FLR\},\\ &(Sn|0)\{.U8|.F16\}\{.E0|.E1|.E2|.E3\}\{.ONEMINUS\}\{.CLAMP\}\{.ABS\}\},\\ &(Sn|0)\{.U8|.F16\}\{.E0|.E1|.E2|.E3\}\{.NEG\}\{.CLAMP\}\{.ABS\}\{.FLR\},\\ &Sn\{.U8|.F16\}\{.E0|.E1|.E2|.E3\}\{.NEG\}\{.ABS\}\{.FLR\},\\ &(Sn|0)\{.U8|.F16\}\{.E0|.E1|.E2|.E3\}\{.ONEMINUS\}\{.CLAMP\}\{.ABS\},\\ &(Sn|0)\{.U8|.F16\}\{.E0|.E1|.E2|.E3\}\{.NEG\}\{.ABS\}\{.FLR\},\\ &Sn\{.U8|.F16\}\{.E0|.E1|.E2|.E3\}\{.ONEMINUS\}\{.CLAMP\}\{.ABS\},\\ &(Sn|0)\{.U8|.F16\}\{.E0|.E1|.E2|.E3\}\{.ONEMINUS\}\{.CLAMP\}\{.ABS\},\\ &(Sn|0)\{.U8|.F16\}\{.E0|.E1|.E2|.E3\}\{.ONEMINUS\}\{.CLAMP\}\{.ABS\},\\ &(Sn|0)\{.U8|.F16\}\{.E0|.E1|.E2|.E3\}\{.NEG\}\{.CLAMP\}\{.ABS\}\{.FLR\},\\ &(Sn|0)\{.U8|.F16\}\{.E0|.E1|.E2|.E3\}\{.NEG\}\{.E0|.E1|.E2|.E3\}\{.E0|.E1|.E2|.E3\}\{.E0|.E1|.E2|.E3\}\{.E0|.E1|.E2|.E3\}\{.E0|.E1|.E2|.E3\}\{.E0|.E1|.E2|.E3\}\{.E0|.E1|.E2|.E3\}\{.E0|.E1|.E2|.E3\}\{.E0|.E1|.E2|.E3\}\{.E0|.E1|.E2|.E3\}\{.E0|.E1|.E2|.E3\}\{.E0|.E1|.E2|.E3\}\{.E0|.E1|.E2|.E3\}\{.E0|.E1|.E2|.E3\}\{.E0|.E1|.E2|.E3\}\{.E0|.E1|.E2|.E3\}\{.E0|.E1|.E2|.E3\}\{.E0|.E1|.E2|.E3\}\{.E0|.E1|.E2|.E3\}\{.E0|.E1|.E2|.E3\}\{.E0|.E1|.E2|.E3\}\{.E0|.E1|.E2|.E3\}\{.E0|.E1|.E2|.E3\}\{.E0|.E1|.E2|.E3\}\{.E0|.E1|.E2|.E3\}\{.E0|.E1|.E2|.E3\}\{.E0|.E1|.E2|.E3\}\{.E0|.E
```

Phase1: - Phase2: -

Description: Multiply-add 16-bit floating point sum of products, one source

It's possible to do 4 SOPMADs in one cycle.

```
void main()
                     2
                          : sop
                     r0.joutj,
       mediump
                     sh4, i3, add,
vec4 a16 = a;
                     sh8,
       mediump
                     0.oneminus
vec4 b16 = b;
                            sop
                     r1.koutk,
       mediump
vec4 c16 = c;
                     sh5, i1, add,
       fragColor =
                     i0,
a16 * b16 + c16;
                     0.oneminus
```

6.1.14. F16SOP.U8

Format: F16SOP.U8 jDest, kDest, movDest, jArgumentA, jArgumentE, jOp, jArgumentB, jArgumentF, kArgumentC, kArgumentG, kOp, kArgumentD, kArgumentH, movSource

Phase0: F16SOP.U8{.ZABS}{.ZCLAMP} W0{.U8}{.E0|.E1|.E2|.E3}.JOUTJC,

W0{.U8}{.E0|.E1|.E2|.E3}.KOUTKC, W1, Sn{.U8|.F16}{.E0|.E1|.E2|.E3}{.NEG}{.CLAMP}{.ABS},

(Sn)0){.U8|.F16}{.E0|.E1|.E2|.E3}{.ONEMINUS}{.CLAMP}{.ABS}, jOp,

Sn{.U8|.F16}{.E0|.E1|.E2|.E3}{.NEG}{.CLAMP}{.ABS},

 $(Sn|0)\{.U8|.F16\}\{.E0|.E1|.E2|.E3\}\{.ONEMINUS\}\{.CLAMP\}\{.ABS\},$

Sn{.U8|.F16}{.E0|.E1|.E2|.E3}{.NEG}{.CLAMP}{.ABS},

(Sn|0){.U8|.F16}{.E0|.E1|.E2|.E3}{.ONEMINUS}{.CLAMP}{.ABS}, kOp,

Sn{.U8|.F16}{.E0|.E1|.E2|.E3}{.NEG}{.CLAMP}{.ABS},

 $(Sn|0)\{.U8|.F16\}\{.E0|.E1|.E2|.E3\}\{.ONEMINUS\}\{.CLAMP\}\{.ABS\}, S3\}$

Phase1: -

Phase2: -

Description: Unsigned 8-bit floating point sum of products, one source

Output elements can be in F16 or U8 format, depending on the mode of operation.

6.1.15. SOPMOV.U8

Format: SOPMOV.U8 dest, movDest, movSource

Phase0: SOPMOV.U8{.ZABS}{.ZCLAMP} W0, W1, S3

Phase1: - Phase2: -

Description: MOV part of unsigned 8-bit floating point sum of products, one source.

6.1.16. F16SOP.U8MAD

Format: F16SOP.U8MAD dest1, dest2, dest3, dest4, movDest, argumentA1, argumentE1, argumentV1, argumentC2, argumentG2, argumentX2, argumentB3, argumentF3, argumentW3, argumentD4, argumentH4, argumentY4, movSource

Phase0: F16SOP.U8MAD W0{.U8}{.E0}{.CLAMP}, W0{.U8}{.E1}{.CLAMP}, W0{.U8}{.E2}{.CLAMP}, W0{.U8}{.E3}{.CLAMP}, W1, Sn{.U8|.F16}{.E0|.E1|.E2|.E3}{.NEG}{.ABS}{.FLR}, (Sn|0){.U8|.F16}{.E0|.E1|.E2|.E3}{.ONEMINUS}{.CLAMP}{.ABS},



(Sn|0){.U8|.F16}{.E0|.E1|.E2|.E3}{.NEG}{.CLAMP}{.ABS}{.FLR},

Sn{.U8|.F16}{.E0|.E1|.E2|.E3}{.NEG}{.ABS}{.FLR},

 $(Sn|0)\{.U8|.F16\}\{.E0|.E1|.E2|.E3\}\{.ONEMINUS\}\{.CLAMP\}\{.ABS\},$

 $(Sn|0)\{.U8|.F16\}\{.E0|.E1|.E2|.E3\}\{.NEG\}\{.CLAMP\}\{.ABS\}\{.FLR\},$

Sn{.U8|.F16}{.E0|.E1|.E2|.E3}{.NEG}{.ABS}{.FLR},

 $(Sn|0)\{.U8|.F16\}\{.E0|.E1|.E2|.E3\}\{.ONEMINUS\}\{.CLAMP\}\{.ABS\},$

(Sn|0){.U8|.F16}{.E0|.E1|.E2|.E3}{.NEG}{.CLAMP}{.ABS}{.FLR},

Sn{.U8|.F16}{.E0|.E1|.E2|.E3}{.NEG}{.ABS}{.FLR},

(Sn|0){.U8|.F16}{.E0|.E1|.E2|.E3}{.ONEMINUS}{.CLAMP}{.ABS},

(Sn|0){.U8|.F16}{.E0|.E1|.E2|.E3}{.NEG}{.CLAMP}{.ABS}{.FLR}, S0

Phase1: - Phase2: -

Description: Multiply-add unsigned 8-bit floating point sum of products, one source.

6.1.17. SOPU8MADMOV

Format: SOPU8MADMOV movDest, movSource.

Phase0: - Phase1: -

Phase2: SOPU8MADMOV W1, S0

Description: MOV part of Multiply-add unsigned 8-bit floating point sum of products, one source.

6.1.18. MBYP

Format: MBYP dest, source.

Phase0: MBYP FT0, S0{.NEG}{.ABS} Phase1: MBYP FT1, S3{.NEG}{.ABS}

Phase2: -

Description: FT0 = S0

FT1 = S3

6.1.19. FDSX

Format: FDSX dest, source.

Phase0: FDSX FT0, S0{.NEG}{.ABS} Phase1: FDSX FT1, S3{.NEG}{.ABS}-

Phase2: -

Description: Gradient in x direction, one source

D = Pix1 - Pix0

| void main() | 4 : fdsx |
|---------------------|----------|
| { | ft0, r2 |
| vec4 data = | fdsx |
| texture(texture0, | ft1, r3 |
| textureCoordinate); | mov |
| fragColor = | r0, ft0; |
| dFdx(data); | mov |
| } | r1, ft1; |

6.1.20. FDSY

Format: FDSY dest, source.

Phase0: FDSY FT0, S0{.NEG}{.ABS} Phase1: FDSY FT1, S3{.NEG}{.ABS}-

Phase2: -

Description: Gradient in y direction, one source

D = Pix2 - Pix0



| void main() | 4 : fdsy |
|---------------------|----------|
| { | ft0, r2 |
| vec4 data = | fdsy |
| texture(texture0, | ft1, r3 |
| textureCoordinate); | mov |
| fragColor = | r0, ft0; |
| dFdy(data); | mov |
| } | r1, ft1; |

6.1.21. FDSXF

Format: FDSXF dest, source.

Phase0: FDSXF FT0, S0{.NEG}{.ABS} Phase1: FDSXF FT1, S3{.NEG}{.ABS}

Phase2: -

Description: Gradient in x direction, one source

If (Pix0, Pix1) D = Pix1 - Pix0If (Pix2, Pix3) D = Pix3 - Pix2

(DX 11 version)

6.1.22. FDSYF

Format: FDSYF dest, source.

Phase0: FDSYF FT0, S0{.NEG}{.ABS} Phase1: FDSYF FT1, S3{.NEG}{.ABS}

Phase2: -

Description: Gradient in y direction, one source

If (Pix0, Pix2) D = Pix2 - Pix0If (Pix1, Pix3) D = Pix3 - Pix1

(DX 11 version)

6.1.23. **CONVERTTOF64**

Format: CONVERTTOF64.format dest1, dest2, source.

Phase0: -

Phase2: CONVERTTOF64.(F32|S32|U32) FT0, FT2, IS3

Description: Convert (Pack) from 32-bit to 64-bit by data format.

Dest FT0 contains 32-bit LSBs Dest FT2 contains 32-bit MSBs

6.1.24. CONVERTEROMF64

Format: CONVERTFROMF64.format dest, source1, source2 **Phase0:** CONVERTFROMF64.(F32|S32|U32) FT0, S0, S2

Phase1: -Phase2: -

Description: Convert (Unpack) from 64-bit to 32-bit by data format.

Source S0 contains 32-bit LSBs. Source S2 contains 32-bit MSBs.

6.1.25. FSINC

Format: FSINC dest, destPred, source.

Phase0: FSINC W0, P0, S0.

Phase1: -



Phase2: -

Description: Trigonometric '(sine x) / x', one source.

Used for calculating sin(x).

W0 = sinc(S0)

P = perform final multiply

- 1. Behaviour is not defined for input outside of [-1,1] range
- 2. sinc(Any NaN) = +NaN
- 3. Any input with an exponent < (103) produces pi/2.

| void main() | 2 : |
|-----------------------------------|---------------|
| { | fsinc |
| <pre>fragCo lor = sin(a); }</pre> | r0, p0, i0 |

6.1.26. FARCTANC

Format: FARCTANC dest, source.

Phase0: FARCTANC W0, S0.


Phase1: -Phase2: -

Description: Trigonometric '(arctan x)/x', one source.

Used for calculating atan(x).

W0 = arctanc(S0)

- 1. Behaviour is not defined for input outside of [-1,1] range
- 2. FARCTAN(Any NaN) = +NaN
- 3. Any input < 0x39C00000 produces 1.0



6.1.27. FRED

Format: FRED.SIN dest1, dest2, destPred, iterationCount, source1, source2

FRED.COS dest1, dest2, predicate, iterationCount, source1, source2.

Phase0: FRED.SIN{.part} W0, W1, (P0|_), iterationCount, S0{.NEG}{.ABS}, (S3|_)

FRED.COS{.part} W0, W1, (P0|_), iterationCount, S0{.NEG}{.ABS}, (S3|_)

Phase1: -Phase2: -

Description: Trigonometric range reduction, sine/cosine.

Used for making sin/cos/etc. operations' results more precise.

If iteration = 0 and PARTA:

W0 = Range Reduce(S0)

W1 = Range Reduce(S0)(data for PARTB)

For all other cases:

W0 = Range Reduce(S0, S3) (result – PARTB only)

W1 = Range Reduce(S0, S3) (data for PARTB or next itr)

Where S0 is the original input value and S3 is the data from the previous iteration.

If P0 is set then

P = Perform further iteration

This instruction happens in two parts, both parts are required (see example usage below)



W0 does not contain any useful data in part A and may be discarded.

W1 may be discarded on the last iteration.

6.1.28. GTA

Format: GTA dest1, dest2, destPredOutOfBounds, sourceLookUp, sourceTextureState,

sourceUCoord, sourceVCoord, sourceSTQ

Phase0: -

Phase2: GTA{.ARRAY} W0, W1, (P0|_), S3, S0, S1, S4, S5

Description: Generate Texel Address:

BurstLength, DataSize, Address.

P0 is set if out of bounds.

6.2. Data Movement Instructions

6.2.1. MOV

Format: MOV dest, sourceMovW0

Phase0: - Phase1: -

Phase2: MOV W0{.E0}{.E1}{.E2}{.E3}, (FT0|FT1|FT2|FTE)

Description: Data movement.

Modifies the multiplexer assignments for W0 allowing emulation of masked writes.

The source selected from MovW0 (FT0 | FT1 | FT2 | FTE) will be used as W0 output for all bytes for which a MaskW0 element (E0, E1, E2, E3) has been set.

For those bytes where the MaskW0 element has not been set, the W0 output comes from the source selected by IS4.

6.2.2. MOVC

Format: MOVC dest1, dest2, sourceAW, sourceMovW0, sourceMovW1.

Phase0: -Phase1: -

Phase2: MOVC W0{.E0}{.E1}{.E2}{.E3}, W1, FTT, (FT0|FT1|FT2|FTE), (FT0|FT1|FT2|FTE)

Description: Conditional data movement.

A test is mandatory in the instruction group for MOVC.

If the test result is true, then the W0 assignments are modified as for MOV, and W1 is assigned the source selected from MovW1 (the second FT0 | FT1 | FT2 | FTE).

If the test result is false, W0 and W1 are assigned as per IS4 and IS5.

If MaskW0 is not specified, the default value (all elements set/bits are "1111") is assumed.

6.2.3. PCK

Format: PCK.format dest, source.

Phase0: - Phase1: -

Phase2: PCK.format{.SCALE}{.ROUNDZERO} FT2, IS3



Description: Pack by data format

Packed formats are defined as comprising a number of scalars, R0 to Rn. A PCK in an instruction group with a REPEAT instruction group modifier of n converts values from n sequential register locations into a single result.

Public

FT2 = pack(IS3)

Data formats supported:U8888, S8888, S8888OGL, O8888, U1616, S1616, S1616OGL, O1616, F16F16, U32, S32, F32, F32MASK, U1010102, S1010102, 2F102F10F10, U111110, S111110, F1111110, SE9995, U565U565, COVERAGEMASK (PCK only), S8D24, D24S8, CONST0 (PCK only), CONST1 (PCK only).

6.2.4. UNPCK

Format: UNPCK.format dest, source.

Phase0: UNPCK.format{.SCALE}{.ROUNDZERO} FT0, S0{.E0|.E1|.E2|.E3}

Phase1: -Phase2: -

Description: Unpack by data format.

Similarly UPCK with a REPEAT of n produce results in n sequential register locations.

FT0 = unpack(S0)

Data formats supported: U8888, S8888, S8888OGL, O8888, U1616, S1616, S1616OGL, O1616, F16F16, U32, S32, F32, F32MASK, U1010102, S1010102, 2F102F10F10, U1111110, S1111110, F1111110, SE9995, U565U565, S8D24, D24S8

```
void main()
{
    fragCo
lor = vec4(float(i));
}

void main()
(ft0, sh0.e0
    mov
r0.e0.e1.e2.e3,
ft0
    mov r1,
ft0;
```

6.3. Integer Instructions

6.3.1. UADD8

Format: UADD8 dest, source1, source2.

Phase0: UADD8(.SAT) FT0, S0(.NEG)(.ABS)(.E0|.E1|.E2|.E3), S1(.ABS)(.E0|.E1|.E2|.E3)

Phase1: -Phase2: -

Description: Unsigned 8-bit add.

FT0 = S0 + S1 Saturate 0..255



6.3.2. UMUL8

Format: UMUL8 dest, source1, source2.

Phase0: UMUL8(.SAT) FT0, S0(.NEG)(.ABS)(.E0|.E1|.E2|.E3), S1(.ABS)(.E0|.E1|.E2|.E3)

Phase1: -

Description: Unsigned 8-bit multiply.

FT0 = S0 * S1

6.3.3. UMAD8

Format: UMAD8 dest, source1, source2, source3.

Phase0: UMAD8(.SAT) FT0, S0(.NEG)(.ABS)(.E0|.E1|.E2|.E3), S1(.ABS)(.E0|.E1|.E2|.E3),

S2{.NEG}{.ABS}{.E0|.E1|.E2|.E3}

Phase1: -

Description: Unsigned 8-bit multiply and add.

FT0 = S0 * S1 + S2

| uniform lowp uint a; | 1 : |
|----------------------|---------|
| uniform lowp uint b; | umad8 |
| uniform lowp uint c; | ft0, |
| | sh1.e0, |
| void main() | i0.e0, |
| { | sh2.e0 |
| fragColor = | |
| vec4(a * b + c); | mov i0, |
| } | ft0; |

6.3.4. IADD8

Format: IADD8 dest, source1, source2.

Phase0: IADD8(.SAT) FT0, S0(.NEG)(.ABS)(.E0|.E1|.E2|.E3), S1(.ABS)(.E0|.E1|.E2|.E3)

Phase1: -Phase2: -

Description: Signed (integer) 8-bit add.

FT0 = S0 + S1 Saturate -128..127



```
uniform lowp int a;
uniform lowp int b;
uniform lowp int c;
uniform lowp int c;
ft0,
sh1.e0,
i0.e0
{
    fragColor = mov i0,
    ft0;
}
```

Public

6.3.5. IMUL8

Format: IMUL8 dest, source1, source2.

Phase0: IMUL8(.SAT) FT0, S0(.NEG)(.ABS)(.E0|.E1|.E2|.E3), S1(.ABS)(.E0|.E1|.E2|.E3)

Phase1: -Phase2: -

Description: Signed (integer) 8-bit multiply.

FT0 = S0 * S1

```
uniform lowp int a;
uniform lowp int b;
uniform lowp int c;
void main()
{
    fragColor =
    vec4(a * b);
}

1 : imul8
ft0, sh1.e0,
i0.e0
mov
i0, ft0;
```

6.3.6. IMAD8

Format: IMAD8 dest, source1, source2, source3.

Phase0: IMAD8{.SAT} FT0, S0{.NEG}{.ABS}{.E0|.E1|.E2|.E3}, S1{.ABS}{.E0|.E1|.E2|.E3},

S2{.NEG}{.ABS}{.E0|.E1|.E2|.E3}

Phase1: -Phase2: -

Description: Signed (integer) 8-bit multiply and add.

FT0 = S0 * S1 + S2

```
uniform lowp int a;
uniform lowp int b;
uniform lowp int c;
imad8 ft0,
sh1.e0,
i0.e0,
sh2.e0
{
    fragColor = vec4(a * b + c);
}
```

6.3.7. UADD16

Format: UADD16 dest, source1, source2.

Phase0: UADD16{.SAT} FT0, S0{.NEG}{.ABS}{.E0|.E1}, S1{.ABS}{.E0|.E1}

Phase1: -Phase2: -

Description: Unsigned 16-bit add.

FT0 = S0 + S1 Saturate 0..65535.



| uniform mediump uint a; uniform mediump uint b; | 1 : uadd16 |
|---|--------------------|
| uniform mediump uint c; | ft0, sh1.e0 |
| void main() { fragColor = | , i0.e0 |
| <pre>fragColor = vec4(a + b); }</pre> | mov i0, ft0; |

6.3.8. UMUL16

Format: UMUL16 dest, source1, source2.

Phase0: UMUL16{.SAT} FT0, S0{.NEG}{.ABS}{.E0|.E1}, S1{.ABS}{.E0|.E1}

Phase1: -Phase2: -

Description: Unsigned 16-bit multiply.

FT0 = S0 * S1

| uniform mediump uint a; uniform mediump uint b; uniform mediump uint c; | 1 : umul16 ft0, sh1.e0, |
|---|-------------------------|
| <pre>void main() {</pre> | i0.e0 |
| fragColor = vec4(a * b); } | mov i0, ft0; |

6.3.9. UMAD16

Format: UMAD16 dest, source1, source2, source3.

Phase0: UMAD16{.SAT} FT0, S0{.NEG}{.ABS}{.E0|.E1}, S1{.ABS}{.E0|.E1},

S2{.NEG}{.ABS}{.E0|.E1}

Phase1: -

Description: Unsigned 16-bit multiply and add.

FT0 = S0 * S1 + S2

| | - |
|-------------------------|---------|
| uniform mediump uint a; | 1 : |
| uniform mediump uint b; | umad16 |
| uniform mediump uint c; | ft0, |
| | sh1.e0, |
| void main() | i0.e0, |
| { | sh2.e0 |
| fragColor = | |
| vec4(a * b + c); | mov i0, |
| } | ft0; |

6.3.10. IADD16

Format: IADD16 dest, source1, source2.

Phase0: IADD16{.SAT} FT0, S0{.NEG}{.ABS}{.E0|.E1}, S1{.ABS}{.E0|.E1}

Phase1: - Phase2: -

Description: Signed (integer) 16-bit add.

FT0 = S0 + S1

Saturate -32768..32767



| uniform mediump int a; | 1 : |
|------------------------|---------|
| uniform mediump int b; | iadd16 |
| uniform mediump int c; | ft0, |
| | sh1.e0, |
| void main() | i0.e0 |
| { | |
| fragColor = | mov i0, |
| vec4(a + b); | ft0; |
| } | |
| , | |

Public

6.3.11. IMUL16

Format: IMUL16 dest, source1, source2.

Phase0: IMUL16{.SAT} FT0, S0{.NEG}{.ABS}{.E0|.E1}, S1{.ABS}{.E0|.E1}

Phase1: -Phase2: -

Description: Signed (integer) 16-bit multiply.

FT0 = S0 * S1

```
uniform mediump int a;
uniform mediump int b;
uniform mediump int c;
uniform mediump int c;
void main()
{
    fragColor =
vec4(a * b);
}

1 :
imul16 ft0,
sh1.e0,
i0.e0

mov
i0, ft0;
```

6.3.12. IMAD16

Format: IMAD16 dest, source1, source2, source3.

Phase0: IMAD16{.SAT} FT0, S0{.NEG}{.ABS}{.E0|.E1}, S1{.ABS}{.E0|.E1}, S2{.NEG}{.ABS}{.E0|.E1}

Phase1: -

Description: Signed (integer) 16-bit multiply and add.

FT0 = S0 * S1 + S2

```
uniform mediump int a;
uniform mediump int b;
uniform mediump int c;
uniform mediump int c;
void main()
{
    fragColor =
    vec4(a * b + c);
}

1 :
imad16
ft0,
sh1.e0,
i0.e0,
sh2.e0
mov i0,
ft0;
```

6.3.13. ADD64

Format: ADD64 dest, source1RHS, source1LHS, source2RHS, source2LHS, sourcePredCarryIn.

Phase0: ADD64 FT0, S0{.NEG}{.ABS}, S1{.NEG}{.ABS}, S2{.NEG}{.ABS}, IS0{.NEG}{.ABS}, (P0|_)

Phase1: -Phase2: -

Description: 64-bit add with carry-in and carrry-out bits.

COUT, FT0 = $(S1 << 32 \mid S0) + (IS0 << 32 \mid S2) [+P0]$

6.3.14. UADD6432

Format: UADD6432 dest, source1RHS, source1LHS, source2, sourcePredCarryIn.

Phase0: UADD6432 FT0, S0{.NEG}{.ABS}, S1{.NEG}{.ABS}, S2{.NEG}{.ABS}, (P0|_)

Phase1: -Phase2: -



Description: Unsigned 64-bit and 32-bit add with carry-in bit.

 $FT0 = (S1 << 32 \mid S0) + S2 [+P0]$

6.3.15. SADD6432

Format: SADD6432 dest, source1RHS, source1LHS, source2, sourcePredCarryIn. **Phase0:** SADD6432 FT0, S0{.NEG}{.ABS}, S1{.NEG}{.ABS}, S2{.NEG}{.ABS}, (P0|_)

Phase1: -Phase2: -

Description: Signed 64-bit and 32-bit add with carry-in bit.

 $FT0 = (S1 << 32 \mid S0) + S2 [+P0]$

6.3.16. UMADD32

Format: UMADD32 dest, source1, source2, source3, sourcePredCarryIn.

Phase0: UMADD32 FT0, S0{.NEG}{.ABS}, S1{.NEG}{.ABS}, S2{.NEG}{.ABS}, (P0|_)

Phase1: -

Description: Unsigned 32-bit multiply and add with carry-in bit.

FT0 = S0 * S1 + S2 [+P0]

```
uniform highp uint a;
uniform highp uint b;
uniform highp uint c;
void main()
{
    fragColor =
    vec4(a * b + c);
}
1 : umadd32 ft0,
sh1, i0,
sh2,
mov
i0, ft0;
```

6.3.17. SMADD32

Format: SMADD32 dest, source1, source2, source3, sourcePredCarryIn.

Phase0: SMADD32 FT0, S0{.NEG}{.ABS}, S1{.NEG}{.ABS}, S2{.NEG}{.ABS}, (P0|_)

Phase1: - Phase2: -

Description: Signed 32-bit multiply and add with carry-in bit.

FT0 = S0 * S1 + S2 [+P0]

```
uniform highp int a;
uniform highp int b;
uniform highp int c;
uniform highp int c;
void main()
{
    fragColor =
vec4(a * b + c);
}
1 :
smadd32
ft0, sh1,
i0, sh2,
mov i0,
ft0;
```

6.3.18. UMADD64

Format: UMADD64 dest, source1, source2, source3RHS, source3LHS, sourcePredCarryIn **Phase0:** UMADD64 FT0, S0{.NEG}{.ABS}, S1{.NEG}{.ABS}, S2{.NEG}{.ABS}, IS0{.NEG}{.ABS},

(P0|_)

Phase1: -

Description: Unsigned 64-bit multiply and add with carry-in bit.

FT0 = S0 * S1 + (IS0 << 32 | S2) [+P0]



6.3.19. SMADD64

Format: SMADD64 dest, source1, source2, source3RHS, source3LHS, sourcePredCarryIn **Phase0:** SMADD64 FT0, S0{.NEG}{.ABS}, S1{.NEG}{.ABS}, S2{.NEG}{.ABS}, IS0{.NEG}{.ABS},

(P0|_) **Phase1:** -**Phase2:** -

Description: Signed 64-bit multiply and add with carry-in bit.

FT0 = S0 * S1 + (IS0 << 32 | S2) [+P0]

6.4. Test instructions

6.4.1. TSTZ

Format: TSTZ dest, destPredWrite, source.

Phase0: - Phase1: -

Phase2: TSTZ{.type} FTT, (P0|_), IS1{.F16}{.E0|.E1|.E2|.E3}

Description: Test zero.

| uniform highp int a; | 0 : |
|----------------------|---------|
| uniform highp int b; | mov |
| uniform highp int c; | ft0, |
| 3 1 | sh1 |
| void main() | |
| { | mov |
| highp int res; | ft1, |
| gnp 1110 100, | sh2 |
| if(a == 0) | DIIZ |
| { | tstz.s3 |
| res = b; | 2 ftt, |
|) les - D, | , sh0 |
| else | , 3110 |
| | mov |
| { | |
| res = c; | i0.e0.e |
| } | 1.e2.e3 |
| S Q. 1 | , ft1, |
| fragColor = | ftt, |
| vec4(res); | ft0, |
| } | ft1 |

6.4.2. TSTGZ

Format: TSTGZ dest, destPredWrite, source.

Phase0: -

Phase2: TSTGZ{.type} FTT, (P0|_), IS1{.E0|.E1|.E2|.E3}

Description: Test greater than zero.

| uniform highp int a; uniform highp int b; uniform highp int c; | 0 : mov ft0, |
|--|---------------------------|
| <pre>void main() {</pre> | sh1 mov |
| highp int res; | ft1, sh2 |
| if(a > 0) { res = b; | tstgz.s 32 ftt, |
| } else | , sh0 |
| { res = c; } | mov i0.e0.e 1.e2.e3 |
| <pre>fragColor = vec4(res);</pre> | , ft1, ftt, ft0, |
| } | ft1 |

6.4.3. TSTGEZ

Format: TSTGEZ dest, destPredWrite, source.

Phase0: -

Phase2: TSTGEZ{.type} FTT, (P0|_), IS1{.E0|.E1|.E2|.E3}

Description: Test greater than or equal to zero.

```
uniform highp int a;
                          0
uniform highp int b;
                          mov
uniform highp int c;
                          ft0,
                          sh1
void main()
                          mov
        highp int res;
                          ft1,
                          sh2
        if(a >= 0)
        {
                          tstgez.
               res =
                          s32
b;
                          ftt,
                          sh0
        else
        {
                          mov
                          i0.e0.e
                res =
c;
                          1.e2.e3
                          , ft1,
                          ftt,
        fragColor =
                          ft0,
                          ft1
vec4(res);
```

6.4.4. TSTC

Format: TSTC dest, destPredWrite.

Phase0: -Phase1: -

Phase2: TSTC{.type} FTT, (P0|_)
Description: Test integer carry out.

6.4.5. TSTE

Format: TSTE dest, destPredWrite, sourceLHS, sourceRHS.

Phase0: -

Phase2: TSTE{.type} FTT, (P0|_), IS1{.F16}{.E0|.E1|.E2|.E3}, IS2{.F16}{.E0|.E1|.E2|.E3}

Description: Test equal.



LHS == RHS

```
uniform highp int a;
uniform highp int b;
                          mov ft0,
uniform highp int c;
                          sh2
void main()
                          mov ft1,
                          sh0
       highp int res;
                          tste.s32
                          ftt, _,
sh1, ft1
       if(a == b)
               res = b;
                          mov
       else
                          i0.e0.e1
                           .e2.e3,
        {
               res = c;
                          ft0,
                          ftt,
                          ft1, ft0
       fragColor =
vec4(res);
```

6.4.6. TSTG

Format: TSTG dest, destPredWrite, sourceLHS, sourceRHS.

Phase0: -

Phase2: TSTG{.type} FTT, (P0|_), IS1{.F16}{.E0|.E1|.E2|.E3}, IS2{.F16}{.E0|.E1|.E2|.E3}

Description: Test greater than.

LHS > RHS

```
uniform highp int a;
uniform highp int b;
                            mov ft0,
uniform highp int c;
                            sh2
void main()
                             mov ft1,
                             sh0
        highp int res;
                             \mathsf{tstg.} \mathtt{s32}
                            ftt, ,
sh1, ft1
        if(a > b)
                res = b;
                             mov
        else
                             i0.e0.e1
                             .e2.e3,
                res = c;
                            ft0,
                            ftt,
                             ft1, ft0
        fragColor =
vec4(res);
```

6.4.7. TSTGE

Format: TSTGE dest, destPredWrite, sourceLHS, sourceRHS.

Phase0: - Phase1: -

 $\textbf{Phase2:} \ TSTGE \{.type\} \ FTT, \ (P0|_), \ IS1\{.F16\}\{.E0|.E1|.E2|.E3\}, \ IS2\{.F16\}\{.E0|.E1|.E2|.E3\}$

Description: Test greater than or equal.

LHS >= RHS

6.4.8. TSTNE

Format: TSTNE dest, destPredWrite, sourceLHS, sourceRHS.

Phase0: -



Phase2: TSTNE{.type} FTT, (P0|_), IS1{.F16}{.E0|.E1|.E2|.E3}, IS2{.F16}{.E0|.E1|.E2|.E3}

Description: Test not equal.

LHS != RHS

| uniform highp int uniform highp int | |
|-------------------------------------|------------------------------|
| <pre>void main() {</pre> | sh0 |
| highp int | mov ft1, |
| if(a != b | • |
| res | = tstne.s 32 ftt, |
| } else | _, ft0, ft1 |
| { res | = mov |
| b; } | i0.e0.e 1.e2.e3 , ft1, |
| <pre>fragColor = vec4(res); }</pre> | |

6.4.9. TSTL

Format: TSTL dest, destPredWrite, sourceLHS, sourceRHS.

Phase0: -

Phase2: TSTL{.type} FTT, (P0|_), IS1{.F16}{.E0|.E1|.E2|.E3}, IS2{.F16}{.E0|.E1|.E2|.E3}

Description: Test less than.

LHS < RHS

| uniform hi a; uniform hi b; | | 0 : mov ft0, sh0 |
|-----------------------------|------------------|---|
| <pre>void main(</pre> |) ghp int | mov ft1, sh1 |
| | (a < b) res | tstl.s 32 ftt, _' ft0, ft1 |
| = b; } | res agColor = | mov i0.e0. e1.e2. e3, ft1, ftt, ft0, ft1 |

6.4.10. TSTLE

Format: TSTLE dest, destPredWrite, sourceLHS, sourceRHS.

Phase0: -Phase1: -

Phase2: TSTLE{.type} FTT, (P0|_), IS1{.F16}{.E0|.E1|.E2|.E3}, IS2{.F16}{.E0|.E1|.E2|.E3}

Description: Test less than or equal.

LHS <= RHS



6.4.11. TSTMIN

Format: TSTMIN dest, destPredWrite, sourceLHS, sourceRHS.

Phase0: - Phase1: -

Phase2: TSTMIN{.type} FTT, (P0|_), IS1{.F16}{.E0|.E1|.E2|.E3}, IS2{.F16}{.E0|.E1|.E2|.E3}

Description: Test minimum.

LHS < RHS

6.4.12. TSTMAX

Format: TSTMAX dest, destPredWrite, sourceLHS, sourceRHS.

Phase0: -

Phase2: TSTMAX{.type} FTT, (P0|_), IS1{.F16}{.E0|.E1|.E2|.E3}, IS2{.F16}{.E0|.E1|.E2|.E3}

Description: Test maximum.

LHS >= RHS

6.5. Bitwise Instructions

6.5.1. AND

Format: AND dest, source1, source2, source3, source4.

Phase0: -

Phase1: AND FT4, (FT1|_), FT2, (FT1.INVERT|_), S3

Phase2: -

Description: Bitwise AND

FT1 is bit mask

FT4 = {FT1 &} FT2 AND {~FT1 &} S3

| uniform | 0 : mov ft0, |
|--------------|--------------|
| highp int a; | ft1, c0, c0 |
| uniform | mov ft2, |
| highp int b; | sh1 |
| J 1 | cbs ft3, |
| void main() | sh1 |
| { | and ft4, , |
| fragC | ft2, , sh0 |
| olor = | lsl ft5, |
| vec4(a & b); | ft4, c0 |
| } | mov i0, |
| , | ft5; |
| | 100, |

6.5.2. OR

Format: OR dest, source1, source2, source3, source4.

Phase0: -

Phase1: OR FT4, (FT1|_), FT2, (FT1.INVERT|_), S3

Phase2: -

Description: Bitwise OR

FT1 is bit mask

FT4 = {FT1 &} FT2 OR {~FT1 &} S3



| uniform highp | 0 : mov ft0, |
|---------------|------------------|
| int a; | ft1, c0, c0 |
| uniform highp | mov ft2, |
| int b; | sh1 |
| | cbs ft3, |
| void main() | sh1 |
| { | or ft4, , |
| fragC | ft2, , sh0 |
| olor = vec4(a | _ lsl ft5, |
| b); | ft4, c0 |
| } | mov i0, |
| | ft5; |

6.5.3. XOR

Format: XOR dest, source1, source2, source3, source4.

Phase0: -

Phase1: XOR FT4, (FT1|_), FT2, (FT1.INVERT|_), S3

Phase2: -

Description: Bitwise XOR

FT1 is bit mask

FT4 = {FT1 &} FT2 XOR {~FT1 &} S3

```
uniform highp
                     : mov ft0,
                ft1, c0, c0
int a;
uniform highp
                       mov ft2,
int b;
                       cbs ft3,
void main()
                sh1
                       xor ft4, _,
                ft2, _, sh0
lsl ft5,
       fragC
olor = vec4(a)
                ft4, c0
^ b);
                       mov i0,
                ft5;
```

6.5.4. NAND

Format: NAND dest, source1, source2, source3, source4

Phase0: -

Phase1: NAND FT4, (FT1|_), FT2, (FT1.INVERT|_), S3

Phase2: -

Description: Bitwise NAND

FT1 is bit mask

FT4 = {FT1 &} FT2 NAND {~FT1 &} S3

6.5.5. NOR

Format: NOR dest, source1, source2, source3, source4.

Phase0: -

Phase1: NOR FT4, (FT1|_), FT2, (FT1.INVERT|_), S3

Phase2: -

Description: Bitwise NOR

FT1 is bit mask

FT4 = {FT1 &} FT2 NOR {~FT1 &} S3

6.5.6. XNOR

Format: XNOR dest, source1, source2, source3, source4.

Phase0: -

Phase1: XNOR FT4, (FT1|_), FT2, (FT1.INVERT|_), S3

Phase2: -



Description: Bitwise XNOR

FT1 is bit mask

FT4 = {FT1 &} FT2 XNOR {~FT1 &} S3

6.5.7. SHFL

Format: SHFL dest, source1, source2.

Phase0: SHFL FT2, S2, S1

Phase1: -

Description: Bitwise interleave of least significant 16 bits of S1 and S2

S1 = -----ABCDEFGHIJKLMNOP

S2 = ----abcdefghijklmnop

FT2 = AaBbCcDdEeFfGgHhliJjKkLlMmNnOoPp

6.5.8. REV

Format: REV dest, source1 Phase0: REV FT2, S2

Phase1: - Phase2: -

Description: Bitwise Reverse of S2

S2 = ABCDEFGHIJKLMNOPabcdefghijklmnop FT2 = ponmlkjihgfedcbaPONMLKJIHGFEDCBA

6.5.9. LSL

Format: LSL dest, source1, source2

Phase0: LSL FT2, S2, S1

Phase1: -

Phase2: LSL FT5, FT4, S4

Description: Left Shift (Phase0)

FT2 = S2 << S1

Note: If S1 is greater than 32, then shift it by the modulo width.

Left shift (Phase2) FT5 = FT4 << S4

| uniform highp int a; uniform | 1 : mov ft0, ft1, c0, c0 |
|------------------------------|--------------------------------|
| highp int b; | mov ft2, sh0 |
| void main() | cbs |
| { | ft3, sh0 |
| frag | or ft4, |
| Color = | _, ft2, _, c0 |
| vec4(a << | lsl |
| b); | ft5, ft4, i0 |
| } | mov i0, |
| | ft5; |

6.5.10. CPS

Format: CPS dest, sourcePred, source2, source3.

Phase0: -Phase1: -

Phase2: CPS FT5, P0, FT4, S4

Description: Clear, Predicated Set



 $FT5 = (S4 \& \sim FT4) | (P0 ? FT4 : 0)$

6.5.11. SHR

Format: SHR dest, source1, source2

Phase0: - Phase1: -

Phase2: SHR FT5, FT4, S4

Description: Shift Right

FT5 = (unsigned)FT4 >> S4

Note: If S4 is greater than 32, then shift it by the modulo width.

6.5.12. ASR

Format: ASR.signPos dest, source1, source2

Phase0: - Phase1: -

}

Phase2: ASR.signPos FT5, FT4, S4 **Description:** Arithmetic Shift Right

FT5 = arithmetic shift right of FT4 by S4 bits, where modifier SignPos indicates position of sign bit;

```
switch (SignPos) {
```

```
case TWB: sb=31; break; // Top Word case PWB: sb=15; break; // Partial Word case MTB: sb=FT0&0x1F; break; // Mask Top case FTB: sb=FT3&0x1F; break; // Find Top
```

FT5=(signed)(FT4<<(31-sb))>>(31+S4-sb)

| uniform highp int a; | 1 : mov ft0, ft1, c0, c0 |
|----------------------|--------------------------------|
| uniform | mov |
| highp int | ft2, sh0 |
| b; | cbs |
| | ft3, sh0 |
| void main() | or ft4, |
| { | _, ft2, _, c0 |
| fra | asr. twb |
| gColor = | ft5, ft4, i0 |
| vec4(a >> | mov i0, |
| b); | ft5; |
| } | |

6.5.13. ROL

Format: ROL dest, source1, source2.

Phase0: -Phase1: -

Phase2: ROL FT5, FT4, S4

Description: Rotate Left

FT5 = rotate left of FT4 by S4

6.5.14. TZ

Format: TZ destPred, source.

Phase0: -

Phase2: TZ P0, (FT3|FT5)



Description: Test Zero.

6.5.15. TNZ

Format: TNZ destPred, source.

Phase0: -

Phase2: TNZ P0, (FT3|FT5)

Description: Test Not Zero.

6.5.16. BYP

Format: BYP dest, destBM, sourceBM1, sourceBM2

BYP dest, sourceShift1 BYP dest, sourceCount BYP dest, sourcePhase1

Phase0: (BM) BYP FT0, FT1, S0, (S1|immediate)

(Shift1) BYP FT2, S2 (Count) BYP FT3, (S2|FT2) **Phase1:** BYP FT4, S1

Phase2: -

Description: Bypass (Phase0, BM)

FT0 = S0

FT1 = S1 or immediate value Bypass (Phase0, Shift1)

FT2 = S2

Bypass (Phase1)

FT4 = FT1

Bypass (Phase0, Count)

FT3 = S2 or FT2

6.5.17. MSK

Format: MSK dest1, dest2, source1, source2.

Phase0: MSK FT0, FT1, S0, S1

Phase1: Phase2: -

Description: Make mask

S0 - Width of mask in bits (6 bits)S1 - Bit Position of mask LSB (6 bits)

FT0 = (S0+S1)-1 - Result with 6 bits

FT1 = ((1 << S0) - 1) << S1

6.5.18. CBS

Format: CBS dest, source Phase0: CBS FT3, (S2|FT2)

Phase1: -Phase2: -

Description: Count bits set

Example: c=0;



```
for (i=0; i<32; i++)

c += (S0>>i) \& 1;

FT3=c;
```

6.5.19. FTB

Format: FTB dest, source Phase0: FTB FT3, (S2|FT2)

Phase1: - Phase2: -

Description: Find top bit set, starting from the MSB – Where result is MSB=31 down to LSB=0

Return -1 if no bits set. Example:

c=0;

while ((unsigned)S2>>c) ++c;

FT3=c-1;

6.5.20. FTB_SHI

Format: FTB_SHI dest, source. Phase0: FTB_SHI FT3, (S2)

Phase1: - Phase2: -

Description: Find top bit with signal

Find the first 0 from the MSB if the number is negative, else the first 1 from the MSB. Return -1 if no

bits set. Example:

c=0;

while ((S2[31] ^ S2)>>c) ++c;

FT3=c-1;

6.5.21. FTB_MSB

Format: FTB_MSB dest, source. Phase0: FTB_MSB FT3, (FT2)

Phase1: -Phase2: -

Description: Find top bit set, starting from the MSB – Where result is MSB=0 down to LSB=31

Return -1 if no bits set. Example:

If((unsigned)ft2 == 0)

FT3 = -1

else c=31;

while ((unsigned)ft2>>32-c) --c;

FT3=c;



6.6. Backend Instructions

Table 2. Backend Instructions

| Name | Format | Backend Phase | Description |
|--------|---|--|--|
| UVSW | UVSW dest, source | UVSW.writeOp (W0 W1), (S0 S1 S2 S3 S4 S5 _ 025 5) | <pre>void</pre> |
| TESSW | TESSW dest, source | TESSW.tessOp (W0 W1), immediateAddress | Tessellator data write. |
| ATST | ATST dest, sourceRef, sourceData, sourceStateWord | ATST{.IFB} (P0 _), S0, S1, S2 | Alpha Test |
| DEPTHF | DEPTHF dest | DEPTHF W0 | Depth Feedback |
| FITR | FITR dest, sourceDRC, sourceCoeffPtr, sourceCount | FITR.mode{.SAT} S3, (DRC0 DRC1), S0, (1maxltrCount) | <pre>in vec2 textureCoordinate; out vec4 fragColor; void main() { fragColor = vec4(textureCoordin ate, 0.0, 1.0); }</pre> in vec2 fitr.p ixel r0, drc0, cf4, cf4, cf0, 2; |
| FITRP | FITRP dest, sourceDRC, sourceCoeffPtr, sourceWCoeffPtr, sourceCount | FITRP.mode{.SAT} S3, (DRC0 DRC1), S0, S2, (1maxltrCount) | All values should be multiplied by 1/W |
| IDF | IDF sourceDRC, sourceSelect | IDF{.DIRECT} (DRC0 DRC1), (S0 S1 S2 S3 S4 S5) | Issue data fence through memory subsystem. The fence is issued for the first valid instance in a task, in the following order; {16,, 31, 0,, 15} |
| LD | LD dest, sourceDRC, sourceBurstLen, sourceAddress | LD{.DIRECT} S3, (DRC0 DRC1), (S0 S1 S2 S3 S4 S5 116), (S0 S1 S2 S3 S4 S5) | Loads data from memory into supplied destination |



| Name | Format | Backend Phase | Description |
|----------------------------------|---|--|--|
| ST | ST sourceData, sourceDataSize, sourceDRC, sourceBurstLen, sourceAddress, sourceCoverage Mask ST.TEXELMODE sourceData, source, sourceDRC | ST{.TILED} {.DIRECT} (S0 S1 S2 S3 S4 S5), (02), (DRC0 DRC1), (S0 S1 S2 S3 S4 S5 116), (S0 S1 S2 S3 S4 S5), (S0 S1 S2 S3 S4 S5 _) ST.TEXELMODE S2, W1, (DRC0 DRC1) | Stores data from supplied source to memory. Stores data to memory, texel mode |
| SMP (SMP1D SMP2D SMP3D) | SMP1D sourceDRC, sourceTextureSta te, sourceData, sourceSamplerSt ate, sourceSharedLO D, sourceDestPtr, chan | SMP1D{.PROJ}{.FCNORM}{ .NNCOORDS}{.LODM}{.PPL OD}{.TAO}{.SOO}{.SNO} {.WRT}{.SBMode}{.ARRAY}{ .INTEGER}{.COMPARISON} {.SCHEDSWAP}{.DIRECT} (DRC0 DRC1), S0, S1, S2, (S3 _), S4, chan | Sample Texture. One, two or three dimensions in vec2 textureCoordinate; out vec4 fragColor; void main() { fragColor = texelFetch(sampler, ivec2(gl FragCoord. xy), 0); } 3 : smp2d.fcno rm.replace .integer drc0, sh4, r1, sh0, sh11, r0, 4; |
| АТОМ | ATOM.opCode sourceDestSelect , sourceDRC, sourceSelect | ATOM.opCode {.DIRECT} (S0 S1 S2 S3 S4 S5), (DRC0 DRC1), (S0 S1 S2 S3 S4 S5) | Loads data from memory which is operated on with supplied data and operation type is written back to memory and supplied destination |

6.5 Flow Control Instructions

Table 3. Flow Control Instructions

| Name | Format | Construction | Description |
|-------|----------------|---|---|
| ВА | BA source | BA{.ALLINST .ANYINST} immediateAddressOrOffset | Branch absolute to Addr, optionally using the modifiers. |
| BAL | BAL source | BAL{.ALLINST .ANYINST} immediateAddressOrOffset | Save link pointer then branch absolute to Addr, optionally using the modifiers. |
| BR | BR source | BR{.ALLINST .ANYINST} immediateAddressOrOffset | Branch relative by Offset, optionally using the modifiers. |
| BRL | BRL source | BRL{.ALLINST .ANYINST} immediateAddressOrOffset | Save link pointer then branch relative by Offset, optionally using the modifiers. |
| BPRET | BPRET | BPRET | Branch absolute to saved Breakpoint Return address. The predicate condition code must be set to "always". |
| LAPC | LAPC | LAPC | Link address to program counter (=RET). |
| SAVL | SAVL source | SAVL W0 | Save (move) link address (Dest W0 is in terms of 16-bit, not bytes) |



6.8. Conditional Instructions

6.8.1. CNDST

Format: CNDST sourcePCND, dest, source, sourceAdjust.

Construction: CNDST (0|1|2|3), W0, S0, (0...2)

Description: Conditional Start

W0 is destination

```
sourceAdjust = 1 or 2
If ([[!]sourcePCND|true|false] && SO == 0) {
    W0 = 0
    Pe = 1
} else {
    W0 = SO + sourceAdjust
    Pe = 0
}
```

6.8.2. CNDEF

Format: CNDEF sourcePCND, dest, source, sourceAdjust.

Construction: CNDEF (0|1|2|3), W0, S0, (0...2).

Description: Conditional Elself

W0 is destination

```
sourceAdjust = 0, 1 or 2
If (S0 == 0) {
    W0 = S0 + sourceAdjust
    Pe = (sourceAdjust == 0)
} elseif ([[!]sourcePCND|true|false] && S0 == 1) {
    W0 = 0
    Pe = 1
} else {
    W0 = S0
    Pe = 0
}
```

6.8.3. CNDSM

Format: CNDSM sourcePCND, dest, source1, source2.

Construction: CNDSM (0|1|2|3), W0, S0, S2.

Description: Conditional Set Mask

W0 is destination

```
If ([[!]sourcePCND|true|false] && SO == 0) {
    W0 = S2
    Pe = (S2 == 0)
} else {
    W0 = S0
    Pe = (S0 == 0)
}
```

6.8.4. CNDLT

Format: CNDLT sourcePCND, dest, destPred, source, sourceAdjust.

Construction: CNDLT (0|1|2|3), W0, P0, S0, (1...2).

Description: Conditional Loop Test

W0 is destination



```
sourceAdjust = 1 or 2
 if there are no running instances for which loop test passes, exit loop
If (or reduce(all instances([[!]sourcePCND|true|false]) & all instances(Pe)) == 0) {
   If (S0 > sourceAdjust) {
     W0 = S0 - sourceAdjust
     Pe = 0
   } else {
     WO = 0
     Pe = 1
# if current instance is running and the test fails, increment mask count
} elseif ([[!]sourcePCND|true|false] && S0 == 0) {
   P0 = 1
   W0 = sourceAdjust
  Pe = 0
# otherwise if current instance is running and the test fails or isn't
 running, leave the mask count alone and set Pe appropriately
  P0 = 1
  W0 = S0
   Pe = (S0 == 0)
```

6.8.5. CNDEND

Format: CNDEND dest, source, sourceAdjust. **Construction:** CNDEND W0, S0, (1...2).

Description: Conditional End.

W0 is destination.

```
sourceAdjust = 1 or 2
If (S0 > sourceAdjust) {
    W0 = S0 - sourceAdjust
    Pe = 0
} else {
    W0 = 0
    Pe = 1
}
```

6.8.6. **CNDSETL**

Format: CNDSETL.A dest, source1, source2

CNDSETL.B dest, source1, source2

Construction: CNDSETL.A W0, S0, S2

CNDSETL.B W0, S0, S2

Description: Conditional Set Link Address for Call Loop.

W0 is destination.

This instruction is split into two parts, A and B. Keep all arguments the same for both parts.

Part A does not update Dest or Pe, performing only internal operations.

PartB behaves as below:

```
find first instance where Pe = 1
link address = addr[first instance's S2]
{
    # if call loop is skipped entirely or not processing chosen address
    # then leave mask count unchanged, otherwise mark for execution
    if S0 == 0 and current instance S2 /= first instance's S2 {
        W0 = 1
        Pe = 0
    } else {
        W0 = S0
        Pe = (S0 == 0)
    }
}
```

6.8.7. CNDLPC

Format: CNDLPC dest, source



Construction: CNDLPC W0, S0 **Description:** Conditional Loop for Call

W0 is destination

```
# if running, mark as done by setting mask count to 2
if SO = 0 {
    W0 = 2
    Pe = 0
# else if this was not the chosen address, set mask count to 0 to
# enable execution on next iteration
} elseif (SO == 1) {
    W0 = 0
    Pe = 1
# otherwise this instance skipped the call loop entirely so leave
# mask count unchanged
} else {
    W0 = SO
    Pe = 0
}
```

6.9. Data Access Instructions

6.9.1. WDF

Format: WDF sourceDRC.

Construction: WDF (DRC0|DRC1)

Description: Wait until specified data fence is returned from memory sub-system.

```
in vec2
textureCoordinate
                    smp2d.f
                    cnorm.r
out vec4
                    eplace.
fragColor;
                    integer
                    drc0.
void main()
                    sh4,
                    r1,
       fragColor
                    sh0,
                    sh11,
texelFetch(sample
                    r0, 4;
ivec2(gl FragCoor
                    4
                    wdf
d.xy), 0);
                    drc0
```

6.9.2. ITRSMP (ITRSMP1D ITRSMP2D ITRSMP3D)

Format: ITRSMP1D dest, sourcePerspectiveControl, sourceDRC, sourceCoeff, sourceTextureState, sourceSamplerState, chan, sourceCount, sourceWCoeff, sourceRasteriserState, sourceForcedSampleCount.

Construction: ITRSMP1D.mode{.SAT}{.PROJ}{.FCNORM}{.NNCOORDS} {.SCHEDSWAP|.SCHEDWDF}{.COMPARISON} (R0...R251|0){.F16}, (0...3), (DRC0|DRC1), (CF0...CF255), (SH0...SH255), (SH0...SH255), (1...4), (0...16), (CF0...CF255), (SH0...SH255), (SH0...SH255)

Description: Iterate coordinates from supplied coefficients and generate texture lookup request using those coefficients.



| void main() | 0 : (ignorepe) |
|-------------------|------------------------------|
| { | { |
| fragColor | |
| = | <pre>itrsmp2d.pixel.fc</pre> |
| texture(sampler, | norm.schedwdf r0, |
| textureCoordinate | 1, drc0, cf4, |
|); | sh4, sh0, 4, cf0, |
| } | } |

6.9.3. SBO

Format: SBO.COEFF sourceBaseOffset

SBO.SHARED sourceBaseOffset **Construction:** SBO.COEFF (0...255)

SBO.SHARED (0...255)

Description: Modify the base offset of shared or coefficient base addresses.

6.9.4. **DITR**

Format: DITR dest, sourceDRC, sourceCoeff, sourceCount, sourcePerspectiveControl,

sourceWCoeff, sourceRasteriserState, sourceForcedSampleCount.

Construction: DITR.(mode){.SAT}{.SCHEDSWAP|.SCHEDWDF} (R0...R251), (DRC0|DRC1),

(CF0...CF255), (0...16), (0...3), (CF0...CF255)

Description: Iterate coordinates from supplied coefficients.

6.10 F64 Instructions

Table 4. F64 Instructions

| Name | Format | Construction | Description |
|---------|--------|--------------|---------------------------------------|
| F64MUL | TBC | TBC | Multiply, two sources |
| | | | dest = S0 * S1 |
| F64ADD | TBC | TBC | Add, two sources |
| | | | dest = S1 + S2 |
| F64MAD | TBC | TBC | Multiply and add, three sources |
| | | | dest = S0 * S1 + S2 |
| F64DIV | TBC | TBC | Divide, two sources |
| | | | dest = S0 / S1 |
| F64RCP | TBC | TBC | Reciprocal (1/x), single source |
| | | | dest = 1 / S0 |
| F64SQRT | TBC | TBC | Square root, single source |
| | | | dest = √S0 |
| F64RSQ | TBC | TBC | Reciprocal square root, single source |
| | | | dest = 1 / √S0 |
| F64BYP | TBC | TBC | Bypass |
| | | | dest = S0 |



7. Contact Details

For further support, visit our forum: http://forum.imgtec.com

Or file a ticket in our support system: https://pvrsupport.imgtec.com

To learn more about our PowerVR Graphics SDK and Insider programme, please visit: http://www.powervrinsider.com

For general enquiries, please visit our website: http://imgtec.com/corporate/contactus.asp



Appendix A. Appendix

A.1. Special Constants

| Index | Value | Definition | Туре |
|-------|------------|-------------------------|------|
| 0 | 0x00000000 | 0 (INT32) / 0.0 (Float) | SC |
| 1 | 0x0000001 | 1 (INT32) | SC |
| 2 | 0x00000002 | 2 (INT32) | SC |
| 3 | 0x00000003 | 3 (INT32) | SC |
| 4 | 0x00000004 | 4 (INT32) | SC |
| 5 | 0x0000005 | 5 (INT32) | SC |
| 6 | 0x00000006 | 6 (INT32) | SC |
| 7 | 0x00000007 | 7 (INT32) | SC |
| 8 | 0x0000008 | 8 (INT32) | SC |
| 9 | 0x00000009 | 9 (INT32) | SC |
| 10 | A000000x0 | 10 (INT32) | SC |
| 11 | 0x0000000B | 11 (INT32) | SC |
| 12 | 0x000000C | 12 (INT32) | SC |
| 13 | 0x000000D | 13 (INT32) | SC |
| 14 | 0x000000E | 14 (INT32) | SC |
| 15 | 0x000000F | 15 (INT32) | SC |
| 16 | 0x0000010 | 16 (INT32) | SC |
| 17 | 0x00000011 | 17 (INT32) | SC |
| 18 | 0x00000012 | 18 (INT32) | SC |
| 19 | 0x00000013 | 19 (INT32) | SC |
| 20 | 0x0000014 | 20 (INT32) | SC |
| 21 | 0x00000015 | 21 (INT32) | SC |
| 22 | 0x00000016 | 22 (INT32) | SC |
| 23 | 0x00000017 | 23 (INT32) | SC |
| 24 | 0x00000018 | 24 (INT32) | SC |
| 25 | 0x00000019 | 25 (INT32) | SC |
| 26 | 0x000001A | 26 (INT32) | SC |
| 27 | 0x0000001B | 27 (INT32) | SC |
| 28 | 0x000001C | 28 (INT32) | SC |
| 29 | 0x000001D | 29 (INT32) | SC |
| 30 | 0x000001E | 30 (INT32) | SC |
| 31 | 0x000001F | 31 (INT32) | SC |
| 64 | 0x3F800000 | 1.0f | SC |
| 65 | 0x4000000 | float(21) | SC |
| 66 | 0x40800000 | float(22) | SC |
| 67 | 0x41000000 | float(23) | SC |
| 68 | 0x41800000 | float(24) | SC |
| 69 | 0x42000000 | float(25) | SC |
| 70 | 0x42800000 | float(26) | SC |
| 71 | 0x43000000 | float(27) | SC |
| 72 | 0x43800000 | float(28) | SC |



| Index | Value | Definition | Туре |
|-------|------------|-----------------|------|
| 73 | 0x44000000 | float(29) | SC |
| 74 | 0x44800000 | float(210) | SC |
| 75 | 0x3F000000 | float(2-1) | SC |
| 76 | 0x3E800000 | float(2-2) | SC |
| 77 | 0x3E000000 | float(2-3) | SC |
| 78 | 0x3D800000 | float(2-4) | SC |
| 79 | 0x3D000000 | float(2-5) | SC |
| 80 | 0x3C800000 | float(2-6) | SC |
| 81 | 0x3C000000 | float(2-7) | SC |
| 82 | 0x3B800000 | float(2-8) | SC |
| 83 | 0x3B000000 | float(2-9) | SC |
| 84 | 0x3A800000 | float(2-10) | SC |
| 85 | 0x3A000000 | float(2-11) | SC |
| 86 | 0x39800000 | float(2-12) | SC |
| 87 | 0x39000000 | float(2-13) | SC |
| 88 | 0x38800000 | float(2-14) | SC |
| 89 | 0x402DF854 | е | SC |
| 90 | 0x3EBC5AB2 | 1/e | SC |
| 91 | 0x3FB504F3 | Float SQRT(2) | SC |
| 92 | 0x3F3504F3 | Float 1/SQRT(2) | SC |
| 93 | 0x3F490FDB | Float PI/4 | SC |
| 94 | 0x3FC90FDB | Float PI/2 | SC |
| 95 | 0x40490FDB | Float PI | SC |
| 128 | 0x3EA2F983 | Float 1/PI | SC |
| 129 | 0x3F22F983 | Float 2/PI | SC |
| 130 | 0x3FA2F983 | Float 4/PI | SC |
| 131 | 0x40C90FDB | Float 2*PI | SC |
| 132 | 0x41490FDB | Float 4*PI | SC |
| 133 | 0x41C90FDB | Float 8*PI | SC |
| 134 | 0x37800000 | 1.0f/65536f | SC |
| 135 | 0x38000000 | 1.0f/32768f | SC |
| 136 | 0x3B4D2E1C | 0.0031308f | SC |
| 137 | 0x414EB852 | 12.92f | SC |
| 138 | 0x3ED55555 | 1.0f/2.4f | SC |
| 139 | 0x3F870A3D | 1.055f | SC |
| 140 | 0x3D6147AE | 0.055f | SC |
| 141 | 0x80000000 | -0.0f | SC |
| 142 | 0x7F800000 | Infinity | SC |
| 143 | Oxfffffff | | SC |
| 144 | 0x7FFF7FFF | | SC |
| 145 | 0x3E9A209B | Log_10(2) | SC |
| 146 | 0x3F317218 | Log_e(2) | SC |
| 147 | 0x0000007F | 127 (INT32) | SC |
| 148 | 0x7F7FFFFF | Max Float | SC |
| 149 | 0x4B000000 | 2^23 | SC |



| Index | Value | Definition | Туре |
|-------|------------|-------------|------|
| 150 | 0x4B800000 | 2^24 | SC |
| 151 | 0x3F860A92 | Pi/3 | SC |
| 152 | 0x3EAAAAAB | 1/3 | SC |
| 153 | 0x3E2AAAAB | 1/6 | SC |
| 154 | 0x40549A78 | Log_2(10) | SC |
| 155 | 0x3FB8AA3B | Log_2(e) | SC |
| 156 | 0x3D25AEE6 | 0.04045f | SC |
| 157 | 0x3D9E8391 | 1.0f/12.92f | SC |
| 158 | 0x3F72A76F | 1.0f/1.055f | SC |
| 159 | 0x4019999A | 2.4f | SC |