

BUDAPEST UNIVERSITY OF TECHNOLOGY AND ECONOMICS
FACULTY OF ELECTRICAL ENGINEERING AND INFORMATICS
DEPARTMENT OF MEASUREMENT AND INFORMATION SYSTEMS

# Brief Introduction to Verilog HDL (Part 2)

Tamás Raikovich BUTE DMIS

## Implementing combinational logic

- Wire type signals can implement combinational logic only
- Reg type signals can implement both combinational and sequential logic
- When <u>combinational logic</u> is implemented using <u>reg</u> type signals:
  - The assignment(s) must be evaluated when at least one input signal is changed:
    - The sensitivity list of the always block has to contain all input signals of the combinational logic or a \* character
    - negedge or posedge isn't required in the sensitivity list

# Implementing combinational logic

- When <u>combinational logic</u> is implemented using <u>reg</u> type signals:
  - The always blocks must contain fully specified IF and CASE instructions
  - If the IF/CASE instructions are not fully specified,
     latches will be inserted (asynchronous flip-flop)
    - The state of the reg type signal is preserved by the latch when no assignment is made

```
reg reg_signal;

always @(*)

if (sel)

reg_signal <= in0;
```


## Implementing combinational logic

- Latches are undesired, they implement asynchronous sequential logic and not combinational logic
- When the IF/CASE instructions are fully specified (IF: all else paths are present, CASE: all possible alternatives are listed or the default keyword is used):
  - The result will be combinational logic (example: MUX)

```
reg reg_signal;

always @(*)
    if (sel)
        reg_signal <= in1;
    else
        reg_signal <= in0;

BME-MIT \( \).</pre>
```




FPGA labor

# Implementing sequential logic

- Only reg type signals can implement sequential logic:
  - Asynchronous: latches (must be avoided!)
  - Synchronous: flip-flops, registers
- Registers change their state at the rising or falling edge of the clock signal
  - The sensitivity list of the always block must contain the clock signal preceded by the **posedge** (rising edge) or the **negedge** (falling edge) keyword
- The IF/CASE instructions can be not fully specified
  - If so, the <u>clock enable</u> input of the flip-flops is used to prevent the state change when there is no assignment

### Implementing sequential logic



#### Adder:

- Use the + operator
- The result is 1 bit wider: MSb is the carry out
  wire [15:0] a, b, sum;
  wire cin, cout;
  assign {cout, sum} = a + b + cin;

#### • Subtractor:

- Use the operator
- The result is 1 bit wider: MSb is the borrow out
- No borrow input
  wire [15:0] a, b, diff;
  wire bout;
  assign {bout, diff} = a b;

#### Adder/subtractor:

#### • Shifter:

- Use the { } (concatenation) operator instead of the shift operators
- Specifying the bit length of the constants is necessary
  wire [7:0] din;
  wire [7:0] lshift = {din[6:0], 1'b0}; //left shift
  wire [7:0] rshift = {1'b0, din[7:1]}; //right shift

#### • Comparator:

Use the relational operators

#### • Multiplier:

- Use the \* operator
- The bit length of the product is the sum of the bit length of the inputs
- Can be synthesized only if the FPGA contains multipliers
  wire [15:0] a, b;
  wire [31:0] prod = a \* b;

- Shift register (example):
  - Synchronous reset and load
  - Bi-directional: left and right shift

```
reg [7:0] shr;
wire [7:0] din;
         rst, load, dir, serin;
wire
always @(posedge clk)
  if (rst)
    shr <= 8'd0;
                                     //reset
  else
    if (load)
      shr <= din;
                                     //load
    else
      if (dir)
        shr <= {serin, shr[7:1]}; //right shift</pre>
      else
        shr <= {shr[6:0], serin}; //left shift</pre>
```

- Counter (example):
  - Synchronous reset and load
  - Bi-directional: up/down counter

```
reg [8:0] cnt;
wire [8:0] din;
wire rst, load, dir;
wire tc = (dir) ? (cnt==9'd0) : (cnt==9'd511);
always @(posedge clk)
  if (rst)
    cnt <= 9'd0;
                                  //reset
  else
    if (load)
      cnt <= din;
                                  //load
    else
      if (dir)
        cnt <= cnt - 9'd1;
                                  //down count
      else
       cnt <= cnt + 9'd1;
                                  //up count
```

### Priority of the control signals

- The value of the control inputs are examined in the order they are listed in the always block
- The reset signal should have the highest priority (should be the first)
- Wrong logic may be synthesized if the order of the control inputs is not what the development tool expects

```
always @(posedge clk)
  if (rst)
    cnt <= 9'd0;
  else
    if (load)
      cnt <= data_in;
  else
    if (en)
      cnt <= cnt + 9'd1;</pre>
```

rst	load	en	Operation
1	х	х	Reset
0	1	х	Load
0	0	1	Up count
0	0	0	No change

<pre>always @(posedge clk)   if (rst)     cnt &lt;= 9'd0;</pre>					
else					
if (en)					
if (load)					
<pre>cnt &lt;= data_in;</pre>					
else					
cnt <= cnt + 9'd1;					

rst	en	load	Operation
1	x	X	Reset
0	1	1	Load
0	1	0	Up count
0	0	х	No change

#### Synchronous/asynchronous control signals

#### • Synchronous control signals:

- Have effect only at the rising or falling clock edge
- The sensitivity list doesn't contain the synchronous control signals


```
//Active high sync. reset
always @(posedge clk)
  if (rst)
    some_reg <= 1'b0;
  else
    some_reg <= data_in;
    //Active low sync. reset
    always @(posedge clk)
    if (rst == 0)
        some_reg <= 1'b0;
    else
    some_reg <= data_in</pre>
```

#### Asynchronous control signals

- Have immediate effect.
- The sensitivity list must contain the asynchronous control signals preceded with the **posedge** or the **negedge** keyword

```
//Active high async. reset
always @(posedge clk, posedge rst)
if (rst)
    some_reg <= 1'b0;
else
    some_reg <= data_in;
    //Active low async. reset
always @(posedge clk, negedge rst)
if (rst == 0)
    some_reg <= 1'b0;
else
    some_reg <= data_in</pre>
```

- Local parameters can be used to define the states
- A register is required to store the current state
- The CASE instruction can be used to select the current state
  - In each alternative, the IF or CASE instructions can be used to check the value of the inputs and execute the proper state transition
- Example: traffic light controller
  - 4 states: red, red-yellow, green, yellow
  - An external timer generates the 1 clock cycle long enable signal



#### 1st implementation:

- The state register and the next state logic are in the same always block
- User state encoding

```
STATE_RY: if (enable)
                    state <= STATE G;</pre>
                  else
                    state <= STATE RY;</pre>
      STATE G : if (enable)
                    state <= STATE Y;</pre>
                  else
                    state <= STATE G;</pre>
      STATE Y: if (enable)
                    state <= STATE R;</pre>
                  else
                    state <= STATE Y;</pre>
  endcase
end
//Driving the outputs
assign r = (state==STATE_R) | (state==STATE_RY);
assign y = (state==STATE_Y) | (state==STATE_RY);
assign g = (state==STATE G);
```

#### 2nd implementation:

- The state register and the next state logic are in different always blocks
- User state encoding

```
localparam STATE_R = 2'd0;
localparam STATE_RY = 2'd1;
localparam STATE_G = 2'd2;
localparam STATE_Y = 2'd3;

reg [1:0] current_state;
reg [1:0] next_state;

//State register (sequential logic)
always @(posedge clk)
   if (rst)
      current_state <= STATE_R;
   else
    if (enable)
      current_state <= next_state;</pre>
```

#### 3rd implementation:

- The state register and the next state logic are in different always blocks
- Output encoding: the (\* fsm\_encoding = "user" \*) <u>Xilinx-specific</u> Verilog directive disables the state encoding optimization for the state register

```
localparam STATE_R = 3'b100;
localparam STATE_RY = 3'b110;
localparam STATE_G = 3'b001;
localparam STATE_Y = 3'b010;

(* fsm_encoding = "user" *)
reg [2:0] current_state;
reg [2:0] next_state;

//State register (sequential logic)
always @(posedge clk)
   if (rst)
      current_state <= STATE_R;
   else
   if (enable)
      current_state <= next_state;</pre>
```

```
//Next state logic (combinational logic)
always @(*)
  case (current_state)
    STATE_R : next_state <= STATE_RY;
    STATE_RY: next_state <= STATE_G;
    STATE_G : next_state <= STATE_Y;
    STATE_Y : next_state <= STATE_R;
  endcase

//Driving the outputs
assign r = current_state[2];
assign y = current_state[1];
assign g = current_state[0];</pre>
```


- Verilog description of the memories:
  - Memories can be threated as an one-dimensional array
    - WIDTH: number of bits in a data word
    - WORDS: number of data words in the memory, <u>this value must be</u>
       <u>a power of 2</u>
  - Memories store data therefore the array must be declared as a register type


```
reg [WIDTH-1:0] mem [WORDS-1:0];
```

- Xilinx FPGAs contain two different memory resources
  - Distributed RAM
  - Block RAM

#### Distributed RAM:

- Useful for storing small amount of data (for example: register file)
- 1 write port and 1 or 2 read port(s)
  - The address is shared between the write and the first read port (A)
  - The address for the second read port can be different (**DPRA**)
- Write is synchronous
  - Happens at the rising (or falling) clock edge when the write enable is high
- Read is asynchronous
  - Read data appears immediately on the data output







- Verilog description of the distributed RAM:
  - Example: 32 x 4 bit RAM with 1 write and 2 read ports
  - The (\* ram\_style = "distributed" \*) <u>Xilinx-specific</u> Verilog directive instructs the development tool to use distributed RAM for this memory

#### Block RAM:

- 18 kbit capacity per RAM block, different configurations
  - 16k x 1 bit, 8k x 2 bit, 4k x 4 bit, 2k x 9 bit, 1k x 18 bit and 512 x 36 bit
- Dual-port memory: two independent read/write ports (x = A,B)
  - Clock (CLKx), data output reset (SSRx), enable (ENx), write enable (WEx),
  - Address input (ADDRx), data input (DIx, DIPx), data output (DOx, DOPx)
- Write and read is synchronous
  - Write happens at the rising (or falling) clock edge when **ENx**=1 and **WEx**=1
  - Read happens at the rising (or falling) clock edge when **ENx**=1
  - Synchronous read: 1 clock cycle read delay!





- Verilog description of the Block RAM:
  - Example: 2k x 12 bit RAM with 1 write and 1 read ports
  - The (\* ram\_style = "block" \*) <u>Xilinx-specific</u> Verilog directive instructs the development tool to use Block RAM for this memory

```
(* ram style = "block" *)
reg [11:0] mem [2047:0];
wire [10:0] wr_addr; //Address for write port
wire [10:0] rd_addr; //Address for read port
wire [11:0] din;
                       //Input data
reg [11:0] dout;
                      //Output data (sync. read -> reg type!)
           write en; //Write enable signal
wire
//Write and read ports (synchronous)
always @(posedge clk)
begin
  if (write en)
   mem[wr addr] <= din;</pre>
  dout <= mem[rd addr];</pre>
end
```

- Initializing the RAM contents via an external data file:
  - The data file must contain a binary or hexadecimal string per line
  - The number of lines in the data file must be equal with the number of words in the RAM
  - Use the \$\mathcal{Freadmemb}\$ (binary data file) or \$\mathcal{Freadmemb}\$ (hexadecimal data file) Verilog functions inside an initial block

```
$readmemb("data_file", ram_name, start_addr, end_addr);
$readmemh("data_file", ram_name, start_addr, end_addr);
```

• Initial blocks:

initial

assignments

- Cannot be used for implementing hardware components
- The assignments in the initial block are evaluated at the beginning of the synthesis or the simulation
- if...else and case instructions can be used in initial blocks
- Multiple statements must be grouped using begin and end keywords

Example: initializing the contents of the 2k x 12 bit RAM

```
(* ram style = "block" *)
reg [11:0] mem [2047:0];
wire [10:0] wr_addr; //Address for write port
wire [10:0] rd addr; //Address for read port
wire [11:0] din; //Input data
reg [11:0] dout; //Output data (sync. read -> reg type!)
wire write en; //Write enable signal
//Initializing the RAM contents
initial
   $readmemh("mem data hex.txt", mem, 0, 2047);
//Write and read ports (synchronous)
always @(posedge clk)
begin
  if (write en)
   mem[wr addr] <= din;</pre>
 dout <= mem[rd addrl;</pre>
end
```

Small ROMs can be described using the case instruction:

- Without the write port, the distributed RAMs and the Block RAMs can be used as ROMs
  - The contents of the ROM must be initialized

- Verilog description of the distributed ROM:
  - Example: 32 x 4 bit ROM
  - The (\* rom\_style = "distributed" \*) <u>Xilinx-specific</u> Verilog directive instructs the development tool to use distributed ROM for this memory

- Verilog description of the Block ROM:
  - Example: 2k x 12 bit ROM with 2 read ports
  - The (\* rom\_style = "block" \*) <u>Xilinx-specific</u> Verilog directive instructs the development tool to use Block RAM for this ROM

#### Three-state drivers

- Three state drivers are only available for the I/O pins of the FPGA device
- Internal signals cannot be high-impedance
- Verilog description of the three-state drivers
  - Output pin
     output wire [7:0] dout\_pin;

```
wire [7:0] data_out;
wire oe;
```

```
assign dout_pin = (oe) ? data_out : 8'bzzzz_zzzz;
```

MY\_IP

- Bi-directional (I/O) pin
inout wire [7:0] bidir\_pin;

```
wire [7:0] data_out;
wire [7:0] data_in;
wire oe;
```

/oe

data out

```
assign bidir_pin = (oe) ? data_out : 8'bzzzz_zzzz;
assign data_in = bidir_pin;
```

**IOBUF** 

dout

pin