TheHuzz: Instruction Fuzzing of Processors Using Golden-Reference Models for Finding Software-Exploitable Vulnerabilities

Rahul Kande[†], Addison Crump[†], Garrett Persyn[†], Patrick Jauernig^{*}, Ahmad-Reza Sadeghi^{*}, Aakash Tyagi[†], Jeyavijayan Rajendran[†]

[†]Texas A&M University, College Station, USA, *Technische Universität Darmstadt, Germany





Motivation

Straight Talking Cyber

Jul 26, 2021, 02:15pm EDT

iOS 14.7.1: Apple Issues Urgent iPhone Update With Important Security Fixes

Kate O'Flaherty Senior Contributor ©

Follow

CZARINA GRACE DEL VALLE TECH 05.07.2021 00:MAY AM EDT

Samsung, Android Phones Exposed to Hackers Due to Qualcomm Chip Bugs: Updates, Fixes and More

Arm CPUs impacted by rare side-channel attack

Arm issues guidance to developers to mitigate new "straight-line speculation" attack.



Written by Catalin Cimpanu on June 9, 2020

Motivation



CZARINA GRACE DEL VALLE TECH 05.07.2021 00:MAY AM EDT

Samsung, Android Phones Exposed to Hackers Due to Qualcomm Chip Bugs: Updates, Fixes and More

63% of organizations face security breaches due to hardware vulnerabilities



Arm CPUs impacted by rare side-channel attack

Arm issues guidance to developers to mitigate new "straight-line speculation" attack.




Written by Catalin Cimpanu on June 9, 2020


• 113 new H/W CWEs since 2020 by MITRE


https://www.zdnet.com/article/arm-cpus-impacted-by-rare-side-channel-attack/
https://www.forbes.com/sites/kateoflahertyuk/2021/07/26/ios-1471-apple-issues-urgent-iphone-update-with-important-security-fixes/?sh=9de0071df186
https://www.itechpost.com/articles/105576/20210507/samsung-android-phones-exposed-hackers-due-qualcomm-chip-bugs-updates.htm
https://www.techrepublic.com/article/63-of-organizations-face-security-breaches-due-to-hardware-vulnerabilities/


Motivation


Technique	Fast	Coverage	Scalable	Automated
Manual inspection	X	X	X	X
Formal verification ^[1]	X	✓	X	X
Regression testing	X	X	✓	✓
Hardware Fuzzing	✓	✓	✓	✓
















- Novelty: first hardware fuzzer
- Can fuzz any hardware design
- Covers select signals of MUXs coded as control logic



- Novelty: first hardware fuzzer
- Doesn't detect MUX (2)
- Doesn't cover activity in combinational logic and flip-flops
- Computationally expensive
- Does not scale to large designs



- Novelty: first hardware fuzzer
- Doesn't detect MUX (2)
- Doesn't cover activity in combinational logic and flip-flops
- Computationally expensive
- Does not scale to large designs


```
a - 1
b - 0
s
```

MUX as control logic

```
if (s)
    out <= a;
else
    out <= b;</pre>
```

MUX as combinational logic

```
assign out =>
  (s&a) | (!s&b)
```



- Novelty: first hardware fuzzer
- Doesn't detect MUX (2)
- Doesn't cover activity in combinational logic and flip-flops
- Computationally expensive
- Does not scale to large designs


```
a 1 0 out
```

MUX as control logic


```
if (s)
   out <= a;
else
   out <= b;</pre>
```

MUX as combinational logic


```
assign out =>
  (s&a) | (!s&b)
```




- Novelty: first hardware fuzzer
- Doesn't detect MUX (2)
- Doesn't cover activity in combinational logic and flip-flops
- Computationally expensive
- Does not scale to large designs



- Novelty: Resolved scalability issue of RFUZZ
- Covers registers driving select logic of MUXs coded as control logic
 - → covers bug in ③



- Novelty: first hardware fuzzer
- Doesn't detect MUX (2)
- Doesn't cover activity in combinational logic and flip-flops
- Computationally expensive
- Does not scale to large designs



- Novelty: Resolved scalability issue of
- Doesn't detect MUX (2)
- Doesn't cover activity in combinational logic and flip-flops
- Bug comparison at end of program

HyperFuzzing [4] RTL $\psi ::= \forall \pi. \psi | \varphi ::= AP_{\pi_1,...,\pi_k} | \neg \varphi | \varphi \land \varphi | \varphi \lor \varphi | Y \varphi | O \varphi | H \varphi | \varphi S \varphi$ Modified AFI fuzzer checker Novelty: New semantics for SoC

- Novelty: New semantics for SoC security properties
- Fuzzer accelerates property checking

 $Y \varphi \mid O \varphi \mid H \varphi \mid \varphi S \varphi$

HyperFuzzing [4] $\psi \qquad ::= \forall \pi. \ \psi \mid \varphi$ $\varphi \qquad ::= AP_{\pi_1,...,\pi_k} \mid \neg \varphi \mid \varphi \land \varphi \mid \varphi \lor \varphi$

Modified Property


AFI fuzzer checker

- Novelty: New semantics for SoC security properties

code

- Not applicable to general hardware like FSMs or combinational logic
- Need to write security properties
- Supports Verilator simulator only


HyperFuzzing [4]



Modified Property


AFI fuzzer checker

- Novelty: New semantics for SoC security properties
- Not applicable to general hardware like FSMs or combinational logic
- Need to write security properties
- Supports Verilator simulator only



- Novelty: converts HW to SW for fuzzing
- Existing software fuzzers can be integrated to fuzz hardware

HyperFuzzing [4]




Modified

AFI fuzzer

Property

- Novelty: New semantics for SoC security properties
- Not applicable to general hardware like FSMs or combinational logic
- Need to write security properties
- Supports Verilator simulator only




- Novelty: converts HW to SW for fuzzing
 - The state of the same for the same to the
- Supports Verilator like simulator only
- Does not support all Verilog constructs like latches, floating wires

Summary of Existing Techniques


Technique	Hardware Components Covered	Scalability (Largest Design's LOC)	Applicability	Simulator	# Bugs
RFUZZ [2]	Select signals of some MUXs	5-stage Sodor core (4,088)	Any RTL	Any	0
	Registers driving select signals of some MUXs	Boom (12,956 (Scala))	Processors	Any	16
HyperFuzzing [4]	Inserted properties	SHA crypto engine (1,196)	SoCs	Verilator	0
	SW FSM, line & edge HW toggle, functional	KMAC (4,585)	Any RTL	.v/.sv to C (Verilator)	5

Coverage Metrics of TheHuzz





Coverage Metrics of The Huzz

- Statement: All statements in RTL code
- Branch: Control signals (sel1, sel3 of 3,1)
- Toggle: 0→1/1→0 transitions of flip-flops
 7
- FSM: States & state transitions of FSM (5)
- Condition: Control path combinational logic
 (AND gate in 2)
- Expression: Data path combinational logic (gates in 4 & 6)



Design of TheHuzz





Bugs Detected

TheHuzz detected 11 bugs including 8 new bugs, 5 CVEs


Processor	Bug Description	CVE/CWE	Location	Coverage
Ariane (cva6)[6] RISC-V [8] 2.07 ×10 ⁴ LOC	Incorrect implementation of logic to detect the FENCE.I instruction.	CWE-440	Decoder	Branch
	Failure to detect cache coherency violation	CWE-1202	Cache controller	FSM
mor1kx [7] OpenRISC [9] 2.21 ×10 ⁴ LOC	Read/write access check not implemented for privileged reg.	CVE-2021 -41614	Register file	Condition
	Incomplete implementation of EEAR register write logic	CVE-2021 -41613	Register file	Condition
or1200 [7] OpenRISC [9] 3.16 ×10 ⁴ LOC	Incomplete update logic of overflow bit for MSB/MAC instrs.	CVE-2021 -40506	ALU	Toggle

Bugs Detected

TheHuzz detected 11 bugs including 8 new bugs, 5 CVEs

Theriazz actedica in bags molaamig o new bags, o oves						
Processor	Bug Description	CVE/CWE	WE Location C		Coverage	
RISC-V [8]	Incorrect implementation of logic to detect the FENCE.I instruction.	Exploit 1: Arbitrary Code Execution on Ariane				: h
2.07 ×10 ⁴ LOC	Failure to detect cache coherency violation			ne		
mor1kx [7] OpenRISC [9] 2.21 ×10 ⁴ LOC	Read/write access check not implemented for privileged reg.	Exploit 2: Privilege Escalation on		tion		
	Incomplete implementation of EEAR register write logic	mor1kx			tion	
or1200 [7] OpenRISC [9] 3.16 ×10 ⁴ LOC	Incomplete update logic of overflow bit for MSB/MAC instrs.	CVE-2021 -40506	ALU	Togg	le	

Coverage Results



- Rocket core: RISC-V, 32-bit, 5-stage pipelined, 6.65 x 10⁴ coverage points
- 1.98x and 3.33x the speed of random regression & DifuzzRTL

Conclusion

- Our hardware fuzzer, *TheHuzz* is
 - Compatible: Chisel/.v/.vhdl, any commercial hardware simulator
 - Automated: Design agnostic
 - Practical: Simple to run (50+ students trained)
 - Efficient: Detected 11 bugs, higher coverage than existing techniques
- We demonstrated the security impact of bugs through two exploits
- Future work
 - Extend TheHuzz to support FPGA emulation
 - Fuzzing non-processor designs
 - Fuzzing parametric properties of hardware
 - Fuzzing to detect side-channel vulnerabilities

Thank you!



rahulkande@tamu.edu https://seth.engr.tamu.edu/

