
A crash course on C-CUDA programming for multi GPU

Massimo Bernaschi

m.bernaschi@iac.cnr.it

http://www.iac.cnr.it/~massimo


Mono GPU part of the class based on




Original slides by Jason Sanders by courtesy of Massimiliano Fatica.

Code samples available from http://twin.iac.rm.cnr.it/ccc.tgz
Slides available from wget http://twin.iac.rm.cnr.it/CCC.pdf

Let us start with few basic info





What is CUDA?

- CUDA=Compute Unified Device Architecture
 - Expose general-purpose GPU computing as first-class capability
 - Retain traditional DirectX/OpenGL graphics performance
- CUDA C
 - Based on industry-standard C
 - A handful of language extensions to allow heterogeneous programs
 - Straightforward APIs to manage devices, memory, etc.

CUDA Programming Model

- The GPU is viewed as a compute device that:
 - has its own RAM (device memory)
 - runs data-parallel portions of an application as kernels by using many threads
- GPU vs. CPU threads
 - GPU threads are extremely lightweight
 - Very little creation overhead
 - GPU needs 1000s of threads for full efficiency
 - A multi-core CPU needs only a few (basically one thread per core)

What Programmer Expresses in CUDA (ndo)
 ✓ Computation partitioning (where does computation occur?) ✓ Declarations on functionshost,global,device ✓ Mapping of thread programs to device: compute <<<gs, bs="">>>(<args>)</args></gs,> ✓ Data partitioning (where does data reside, who may access it and how?)
 ✓ Declarations on datashared,device,constant, ✓ Data management and orchestration ✓ Copying to/from host: e.g., cudaMemcpy(h_obj,d_obj, cudaMemcpyDevicetoHost)
✓ Concurrency management ✓ e.gsynchthreads()

Code Samples

- 1. Connect to the PLX system
- 2. Get the code samples:
 wget http://twin.iac.rm.cnr.it/ccc.tgz
 Unpack the samples:
 tar zxvf ccc.tgz
- 3. Go to source directory: cd cccsample/source
- **4. Get the CUDA C Quick Reference** wget http://twin.iac.rm.cnr.it/CUDA_C_QuickRef.pdf

Hello, World!

```
int main( void ) {
    printf( "Hello, World!\n" );
    return 0;
}
```

- To compile: nvcc -o hello_world hello_world.cu
- To execute: ./hello_world
- This basic program is just standard C that runs on the host
- NVIDIA's compiler (nvcc) will not complain about CUDA programs with no device code
- At its simplest, CUDA C is just C!

Hello, World! with Device Code

```
__global__ void kernel( void ) {
}
int main( void ) {
   kernel<<<1,1>>>();
   printf( "Hello, World!\n" );
   return 0;
}
```

To compile: nvcc -o simple_kernel.cu

To execute: ./simple_kernel

 Two notable additions to the original "Hello, World!"

Hello, World! with Device Code

```
__global__ void kernel( void ) {
}
```

- CUDA C keyword __global__ indicates that a function
 - Runs on the device
 - Called from host code
- nvcc splits source file into host and device components
 - NVIDIA's compiler handles device functions like kernel ()
 - Standard host compiler handles host functions like main ()
 - gcc
 - Microsoft Visual C

Hello, World! with Device Code

```
int main( void ) {
    kernel<<< 1, 1 >>>();
    printf( "Hello, World!\n" );
    return 0;
}
```

- Triple angle brackets mark a call from host code to device code
 - A "kernel launch" in CUDA jargon
 - We'll discuss the parameters inside the angle brackets later
- This is all that's required to execute a function on the GPU!
- The function kernel () does nothing, so let us run something a bit more useful:

A kernel to make an addition

- Compile:
 - nvcc -o addint addint.cu
- Run:
 - ./addint
- Look at line 28 of the *addint.cu code*How do we pass the first two arguments?

A More Complex Example

• Another kernel to add two integers:

- As before, __global__ is a CUDA C keyword meaning
 - add() will execute on the device
 - add() will be called from the host


A More Complex Example

Notice that now we use *pointers* for all our variables:

- add () runs on the device...so a, b, and c must point to device memory
- How do we allocate memory on the GPU?

Memory Management

- · Host and device memory are distinct entities
 - Device pointers point to GPU memory
 - May be passed to and from host code
 - (In general) May not be dereferenced from host code



- May be passed to and from device code
- (In general) May not be dereferenced from device code



- Basic CUDA API for dealing with device memory
 - cudaMalloc(), cudaFree(), cudaMemcpy()
 - Similar to their C equivalents: malloc(), free(), memcpy()

Attention! Situation (slightly) changed starting on CUDA 4.0

A More Complex Example: main()

```
int main( void ) {
   int a, b, c;
                                // host copies of a, b, c
   int *dev_a, *dev_b, *dev_c; // device copies of a, b, c
   int size = sizeof( int ); // we need space for an integer
   // allocate device copies of a, b, c
   cudaMalloc( (void**)&dev_a, size );
   cudaMalloc( (void**)&dev_b, size );
   cudaMalloc( (void**)&dev_c, size );
   b = 7;
// copy inputs to device
   cudaMemcpy( dev_a, &a, size, cudaMemcpyHostToDevice );
   cudaMemcpy( dev_b, &b, size, cudaMemcpyHostToDevice );
   // launch add() kernel on GPU, passing parameters
   add<<< 1, 1 >>>( dev_a, dev_b, dev_c );
   // copy device result back to host copy of c
   cudaMemcpy( &c, dev_c, size, cudaMemcpyDeviceToHost );
   cudaFree( dev_a ); cudaFree( dev_b ); cudaFree( dev_c )
   return 0;
```

Parallel Programming in CUDA C

- But wait...GPU computing is about massive parallelism
- So how do we run code in parallel on the device?
- Solution lies in the parameters between the triple angle brackets:

```
add<<< 1, 1 >>>( dev_a, dev_b, dev_c );

| add<<< N, 1 >>>( dev_a, dev_b, dev_c );
```

 Instead of executing add() once, add() executed N times in parallel

Parallel Programming in CUDA C

- With add () running in parallel...let's do vector addition
- Terminology: Each parallel invocation of add () referred to as a block
- Kernel can refer to its block's index with the variable blockIdx.x
- Each block adds a value from **a**[] and **b**[], storing the result in **c**[]:

```
__global__ void add( int *a, int *b, int *c ) {
   c[blockIdx.x] = a[blockIdx.x]+b[blockIdx.x];
}
```

- By using blockIdx.x to index arrays, each block handles a different index
- blockIdx.x is the first example of a CUDA predefined variable.

Parallel Programming in CUDA C

```
We write this code:
```

```
__global__ void add( int *a, int *b, int *c ) {
  c[blockIdx.x] = a[blockIdx.x]+b[blockIdx.x];
}
```

• This is what runs in parallel on the device:

```
Block 0

c[0]=a[0]+b[0];

c[1]=a[1]+b[1];

Block 2

Block 3

c[2]=a[2]+b[2];

c[3]=a[3]+b[3];
```


Parallel Addition: main() (cont)

```
// copy inputs to device
cudaMemcpy( dev_a, a, size, cudaMemcpyHostToDevice );
cudaMemcpy( dev_b, b, size, cudaMemcpyHostToDevice );

// launch add() kernel with N parallel blocks
add<<< N, 1 >>> ( dev_a, dev_b, dev_c );

// copy device result back to host copy of c
cudaMemcpy( c, dev_c, size, cudaMemcpyDeviceToHost );

free( a ): free( b ): free( c );
cudaFree( dev_a );
cudaFree( dev_b );
cudaFree( dev_c );
return 0;
}
```

Review

- Difference between "host" and "device"
 - Host = CPU
 - Device = GPU
- Using __global__ to declare a function as device code
 - Runs on device
 - Called from host
- Passing parameters from host code to a device function

Review (cont)

- Basic device memory management
 - cudaMalloc()
 - cudaMemcpy()
 - cudaFree()
- Launching parallel kernels
 - Launch N copies of add() with: add<<< N, 1 >>>();
 - blockIdx.x allows to access block's index
- Exercise: look at, compile and run the add_simple_blocks.cu code

Threads

- Terminology: A block can be split into parallel thread.
- Let's change vector addition to use parallel threads instead of parallel blocks:

```
__global__ void add( int *a, int *b, int *c ) {
c[blockIdx:xx] = a[ blockIdx:xx]+ b[blockIdx.x];
}
```

- We use threadIdx.x instead of blockIdx.x in add()
- main() will require one change as well...

Parallel Addition (Threads): main()

Parallel Addition (Threads): main()

```
// copy inputs to device
  cudaMemcpy( dev_a, a, size, cudaMemcpyHostToDevice );
  cudaMemcpy( dev_b, b, size, cudaMemcpyHostToDevice );

// launch add() kernel with N blocks
  add<<< N, 1 >>> ( dev_a, dev_b, dev_c );

// copy device result back to host copy of c
  cudaMemcpy( c, dev_c, size, cudaMemcpyDeviceToHost );

free( a ); free( b ); free( c );
  cudaFree( dev_a );
  cudaFree( dev_b );
  cudaFree( dev_c);
  return 0;
}
```

Exercise: compile and run the add_simple_threads.cu code

Using Threads And Blocks

- We've seen parallel vector addition using
 - Many blocks with 1 thread apiece
 - 1 block with many threads
- Let's adapt vector addition to use lots of both blocks and threads
- After using threads and blocks together, we'll talk about why threads
- First let's discuss data indexing...

Indexing Arrays With Threads & Blocks

- No longer as simple as just using threadIdx.x or blockIdx.x as indices
- To index array with 1 thread per entry (using 8 threads/block)




• If we have M threads/block, a unique array index for each entry is given by

```
int index = threadiax.x + blocklax.x * M;

int index = x + y * width
```

Indexing Arrays: Example

• In this example, the **red** entry would have an index of 21:



Indexing Arrays: Other Examples

Addition with Threads and Blocks

- blockDim.x is a built-in variable for threads per block:
 int index= threadIdx.x + blockIdx.x * blockDim.x
 gridDim.x is a built-in variable for blocks in a grid;
- A combined version of our vector addition kernel to use blocks and threads:

```
__global__ void add( int *a, int *b, int *c ) {
int index = threadIdx.x + blockIdx.x * blockDim.x;
    c[index] = a[index] + b[index];
}
```

• So what changes in main () when we use both blocks and threads?

Parallel Addition (Blocks/Threads)

Parallel Addition (Blocks/Threads)

```
// copy inputs to device
cudaMemcpy( dev_a, a, size, cudaMemcpyHostToDevice );
cudaMemcpy( dev_b, b, size, cudaMemcpyHostToDevice );

// launch add() kernel with blocks and threads
add<<< N/THREADS_PER_BLOCK, TEREADS_PER_BLOCK >>>> ( dev_a, dev_b, dev_c);

// copy device result back to host copy of c
cudaMemcpy( c, dev_c, size, cudaMemcpyDeviceToHost );

free( a ); free( b ); free( c );
cudaFree( dev_a );
cudaFree( dev_b );
cudaFree( dev_c);
return 0;
}

Exercise: compile and run the add_simple.cu code
```

Exercise: array reversal

- Start from the arrayReversal.cu code
 The code must fill an array d_out with the contents
 of an input array d_in in reverse order so that if
 d_in is [100, 110, 200, 220, 300] then
 d out must be [300, 220, 200, 110, 100].
- You must complete line 13, 14 and 34.
- Remember that:
 - -blockDim.x is the number of threads per block;
 - gridDim.x is the number of blocks in a grid;

Array Reversal: Solution


```
__global__ void reverseArrayBlock(int *d_out, int *d_in) {
  int in = blockDim.x * blockIdx.x + threadIdx.x;
  int out = (blockDim.x * gridDim.x -1) - in;
  d_out[out] = d_in[in];
}
```

Why Bother With Threads?

- Threads seem unnecessary
 - Added a level of abstraction and complexity
 - What did we gain?
- Unlike parallel blocks, parallel threads have mechanisms to
 - Communicate
 - Synchronize
- Let's see how...

Dot Product

 Unlike vector addition, dot product is a reduction from vectors to a scalar




 $c = a \cdot b$

 $c = (a_0, a_1, a_2, a_3) \cdot (b_0, b_1, b_2, b_3)$

 $c = a_0 b_0 + a_1 b_1 + a_2 b_2 + a_3 b_3$

Dot Product

• Parallel threads have no problem computing the pairwise products:



• So we can start a dot product CUDA kernel by doing just that:

```
__global__ void dot( int *a, int *b, int *c )
    // Each thread computes a pairwise product
    int temp = a[threadIdx.x] (* b[threadIdx.x];
```

Dot Product

• But we need to share data between threads to compute the final sum:


```
global___void dot( int *a, int *b, int *c ) {
    // Each thread computes a pairwise product

int temp := a[threadIdx.x] * b[threadIdx.x];

// Can't compute the final sum
    // Each thread's copy of 'temp' is private!!!
}
```

Sharing Data Between Threads

- Terminology: A block of threads shares memory called...
 - shared memory
- Extremely fast, on-chip memory (user-managed cache)
- Declared with the shared CUDA keyword
- Not visible to threads in other blocks running in parallel



Parallel Dot Product: dot()

We perform parallel multiplication, serial addition:

Parallel Dot Product Recap

- We perform parallel, pairwise multiplications
- Shared memory stores each thread's result
- We sum these pairwise products from a single thread
- Sounds good... But...

Exercise: Compile and run dot_simple_threads.cu. Does it work as expected?

Faulty Dot Product Exposed!

• Step 1: In parallel, each thread writes a pairwise product




Step 2: Thread 0 reads and sums the products



But there's an assumption hidden in Step 1...

Read-Before-Write Hazard uppose thread 0 finishes its write in step 1

Then thread 0 reads index 12 in step 2



Before thread 12 writes to index 12 in step 1



Synchronization

```
We need threads to wait between the sections of dot. ():
```

```
__global__ void dot( int *a, int *b, int *c ) {
    __shared__ int temp[N];
    temp[threadIdx.x] = a[threadIdx.x] * b[threadIdx.x];

    // * NEED THREADS TO SYNCHRONIZE HERE *
    // No thread can advance until all threads
    // have reached this point in the code

// Thread 0 sums the pairwise products
    if( 0 == threadIdx.x ) {
        int sum = 0;
        for( int i = N-1; i >= 0; i-- ) {
            sum += temp[i];
        }
        *c = sum;
    }
}
```

syncthreads()

- We can synchronize threads with the function syncthreads()
- Threads in the block wait until all threads have hit the syncthreads ()

```
Thread 0 _____syncthreads()
Thread 1 _____syncthreads()
Thread 2 _____syncthreads()
Thread 3 _____syncthreads()
Thread 4 _____syncthreads()
```

Threads are only synchronized within a block!

Parallel Dot Product: dot()

```
__global__ void dot( int *a, int *b, int *c ) {
    __shared__ int temp[N];
    temp[threadIdx.x] = a[threadIdx.x] * b[threadIdx.x];

    __syncthreads();

    if( 0 == threadIdx.x ) {
        int sum = 0;
        for( int i = N-1; i >= 0; i-- ) {
            sum += temp[i];
        }
        *c = sum;
    }
}
```

• With a properly synchronized dot() routine, let's look at main()

Parallel Dot Product: main()

Parallel Dot Product: main()

```
// copy inputs to device
cudaMemcpy( dev_a, a, size, cudaMemcpyHostToDevice );
cudaMemcpy( dev_b, b, size, cudaMemcpyHostToDevice );

// launch dot() kernel with 1 block and N threads
dot<<< 1, N >>> ( dev_a, dev_b, dev_c );

// copy device result back to host copy of c
cudaMemcpy( c, dev_c, sizeof( int ), cudaMemcpyDeviceToHost );

free( a ); free( b ); free( c );
cudaFree( dev_a );
cudaFree( dev_b );
cudaFree( dev_c);
return 0;
```

Exercise: insert __syncthreads() in the dot kernel. Compile and run.

Review

- Launching kernels with parallel threads
 - Launch add() with N threads: add<<< 1, N >>>();
 - Used threadIdx.x to access thread's index
- Using both blocks and threads
 - Used (threadIdx.x + blockIdx.x * blockDim.x) to index input/output
 - n/THREADS_PER_BLOCK blocks and THREADS_PER_BLOCK threads gave us n threads total

Review (cont)

- Using __shared__ to declare memory as shared memory
 - Data shared among threads in a block
 - Not visible to threads in other parallel blocks
- Using syncthreads () as a barrier
 - No thread executes instructions after __syncthreads() until all threads have reached the __syncthreads()
 - Needs to be used to prevent data hazards

Multiblock Dot Product


• Recall our dot product launch:

```
// launch dot() kernel with 1 block and N threads
  dot<<< 1, N >>>( dev a, dev b, dev c );
```

- · Launching with one block will not utilize much of the GPU
- Let's write a multiblock version of dot product


Multiblock Dot Product: Algorithm

• Each block computes a sum of its pairwise products like before:



Multiblock Dot Product: Algorithm

• And then contributes its sum to the final result:



Multiblock Dot Product: dot()

```
#define THREADS_FER_BLOCK 512
#define N (1024*THREADS_FER_BLOCK)
    __global__ void dot( int *a, int *b, int *c ) {
        __shared__ int temp[THREADS_FER_BLOCK];
        int index = threadIdx.x + blockIdx.x * blockDim.x;
        temp[threadIdx.x] = a[index] * b[index];

        __syncthreads();

        if( 0 == threadIdx.x ) {
            int sum = 0;
            for( int i = 0; i < THREADS_FER_BLOCK; i++ ) {
                  sum += temp[i];
            }
            threadidx(c , sum );
        }
}</pre>
```

- But we have a race condition... Compile and run dot_simple_multiblock.cu
- We can fix it with one of CUDA's atomic operations.
 Use atomicAdd in the dot kernel. Compile with
 nvcc -o dot_simple_multiblock dot_simple_multiblock.cu -arch=sm_20

Race Conditions

- - Read value at address c
 - Add sum to value

- Thread 0, Block 0

 Read value at address c

 Add sum to value


 Write result to address c


 Thread 0, Block 1

 Read value at address c

 Add sum to value

 Write result to address c





Atomic Operations

- Terminology: Read-modify-write uninterruptible when atomic
- Many atomic operations on memory available with CLIDA C

 - atomicSub() atomicDec()
- Predictable result when simultaneous access to memory required
- We need to atomically add sum to c in our multiblock dot product

Multiblock Dot Product: dot()

```
__global__ void dot( int *a, int *b, int *c ) {
    __shared__ int temp[THREADS_PER_BLOCK];
    int index = threadIdx.x + blockIdx.x * blockDim.x;
    temp[threadIdx.x] = a[index] * b[index];

    __syncthreads();

    if( 0 == threadIdx.x ) {
        int sum = 0;
        for( int i = 0; i < THREADS_PER_BLOCK; i++ ) {
            sum += temp[i];
        }
        atomicAdd( c , sum );
    }
}</pre>
```

■ Now let's fix up main () to handle a multiblock dot product

Parallel Dot Product: main()

Parallel Dot Product: main()

```
// copy inputs to device
cudaMemcpy( dev_a, a, size, cudaMemcpyHostToDevice );
cudaMemcpy( dev_b, b, size, cudaMemcpyHostToDevice );

// launch dot() kernel
dot<<</pre>
dot<<</pre>
// copy device result back to host copy of c
cudaMemcpy( c, dev_c, sizeof( int ), cudaMemcpyDeviceToHost );


free( a ); free( b ); free( c );
cudaFree( dev_a );
cudaFree( dev_b );
cudaFree( dev_c);
return 0;
}
```

Review

- Race conditions
 - Behavior depends upon relative timing of multiple event sequences
 - Can occur when an implied read-modify-write is interruptible
- Atomic operations
 - CUDA provides read-modify-write operations guaranteed to be atomic
 - Atomics ensure correct results when multiple threads modify memory
 - To use atomic operations a new option (-arch=...) must be used at compile time

CUDA Thread organization: Grids and Blocks

- A kernel is executed as a 1D or 2D grid of thread blocks.
 - With CUDA 4.0 also 3D grid are supported.
 - All threads share the global memory
- A thread block is a 1D, 2D or 3D batch of threads that can cooperate with each other by:
 - Synchronizing their execution
 - For hazard-free shared memory accesses
 - Efficiently sharing data through a low latency shared memory
- Threads blocks are independent of each other and can be executed in any order!



Built-in Variables to manage grids and blocks

dim3: a new datatype defined by CUDA: **struct dim3** { **unsigned int x, y, z** }; three unsigned ints where any unspecified component defaults to 1.

- dim3 gridDim;
 - Dimensions of the grid in blocks
- dim3 blockDim;
 - Dimensions of the block in threads
- dim3 blockIdx;
 - Block index within the grid
- dim3 threadIdx;
 - Thread index within the block

Bi-dimensional threads configuration by example: set the elements of a square matrix (assume the matrix is a single block of memory!)


```
__global__ void kernel( int *a, int dimx, int dimy ) {
  int ix = blockldx.x*blockDim.x + threadldx.x;
  int iy = blockldx.y*blockDim.y + threadldx.y;
  int idx = iy*dimx + ix;

a[idx] = idx+1;
}
```

Exercise: compile and run: setmatrix.cu

Matrix multiply with one thread block

- One block of threads computes matrix dP
 - Each thread computes one element of dP
- Each thread
 - Loads a row of matrix dM
 - Loads a column of matrix dN
 - Perform one multiply and addition for each pair of dM and dN elements
- Size of matrix limited by the number of threads allowed in a thread block!



Exercise: matrix-matrix multiply

```
__global___void MatrixMulKernel(DATA* dM, DATA* dN, DATA* dP, int Width) {

DATA Pvalue = 0.0;

for (int k = 0; k < Width; ++k) {

DATA Melement = dM[ measidx y*Width*k ];

DATA Nelement = dN[ measidx y*Width*k ];

Pvalue += Melement * Nelement;

}

dP[threadidx.y*Width*threadidx.] = Pvalue;
}
```

- ✓ Start from MMGlob.cu
- ✓ Complete the function MatrixMulOnDevice and the kernel
- ✓ Use one bi-dimensional block
 - ✓Threads will have an x (threadIdx.x) and an
 - y identifier (threadldx.y)
- ✓ Max size of the matrix: 16

Compile:

nvcc -o MMGlob MMglob.cu

Run:

./MMGlob N

CUDA Compiler: nvcc basic options

- ✓ -arch=sm_13 (or sm_20) Enable double precision (on compatible hardware)
- ✓ -G Enable debug for device code
- ✓ --ptxas-options=-v Show register and memory usage
- ✓ --maxrregcount <N> Limit the number of registers
- ✓ -use_fast_math Use fast math library
- ✓ -03 Enables compiler optimization

Exercises:

- re-compile the MMGlob.cu program and check how many registers the kernel uses:
 - nvcc -o MMGlob MMGlob.cu --ptxas-options=-v
- Edit MMGlob.cu and modify DATA from float to double, then compile for double precision and run

CUDA Error Reporting to CPU

- All CUDA calls return an error code:
 - except kernel launches
 - cudaError_t type
- cudaError t cudaGetLastError(void)
 - returns the code for the last error (cudaSuccess means "no error")
- char* cudaGetErrorString(cudaError t code)
 - returns a null-terminated character string describing the error


printf("%s\n",cudaGetErrorString(cudaGetLastError()));


CUDA Event API


- Events are inserted (recorded) into CUDA call streams
- Usage scenarios:
 - measure elapsed time (in milliseconds) for CUDA calls (resolution ~0.5 microseconds)
 - query the status of an asynchronous CUDA call
 - block CPU until CUDA calls prior to the event are completed


```
cudaEvent_t start, stop;
float et;
cudaEventCreate(&start);
cudaEventRecord(start, 0);
kernel<<<grid, block>>>(...);
cudaEventRecord(stop, 0);
cudaEventSynchronize(stop);
cudaEventElapsedTime(&et, start, stop);
cudaEventDestroy(start);
cudaEventDestroy(stop);
printf("Kernel execution time=%f\n",et);
```

Read the function MatrixMulOnDevice of the MMGlobWT cu program. Compile and run









Block Granularity Considerations

- For a kernel using multiple blocks, should we use 8X8, 16X16 or 32X32 blocks?
 - For 8X8, we have 64 threads per Block. Since each Fermi SM can take up to 1536 threads, there are 24 Blocks. However, each SM can only take up to 8 Blocks, only 512 threads will go into each SM!
 - For 32X32, we have 1024 threads per Block.
 Only one block can fit into a SM!
 - For 16X16, we have 256 threads per Block. Since each Fermi SM can take up to 1536 threads, it can take up to 6 Blocks and achieve full capacity unless other resource considerations overrule.


Programmer View of Register File • There are up to 32768 (32 bit) registers in each (Fermi) SM - This is an implementation decision, not part of CUDA - Registers are dynamically partitioned across all blocks assigned to the SM - Once assigned to a block, the register is NOT accessible by threads in other blocks - Each thread in the same block only access registers assigned to itself


Registers "occupancy" example

- If a Block has 16x16 threads and each thread uses 30 registers, how many threads can run on each SM?
 - Each block requires 30*256 = 7680 registers
 - -32768/7680 = 4 + change (2048)
 - So, 4 blocks can run on an SM as far as registers are concerned
- How about if each thread increases the use of registers by 10%?
 - Each Block now requires 33*256 = 8448 registers
 - -32768/8448 = 3 + change (7424)
 - Only three Blocks can run on an SM, 25% reduction of parallelism!!!

Optimizing threads per block

- ✓ Choose threads per block as a multiple of warp size (32)
 - Avoid wasting computation on under-populated warps
 - ✓ Facilitates coalescing (efficient memory access)
- Run as many warps as possible per multiprocessor (hide latency)
 - ✓ Multiprocessor can run up to 8 blocks at a time
- Heuristics
 - ✓ Minimum: 64 threads per block
 - √ 192 or 256 threads a better choice
 - Usually still enough registers to compile and invoke successfully
 - ✓ The right tradeoff depends on your computation, so experiment, experiment, experiment!!!





Example: AoS vs. SoA

```
    Program AoS.cu
    Program SoA.cu
    Given an array of structures a_d struct tsXCPU { struct tsXGPU { float one; float dummy1[3]; float *one; float *dummy1; float two; float dummy2[3]; float *two; float *dummy2; float *three; float dummy3[3]; float *four; float *dummy4; };
    Compute for all the elements of the array the average of one, two, three, four and save them in an output array b_d
```

•Compare the two programs AoS.cu and SoA.cu, compile and run.

Shared Memory


- On-chip memory
 - 2 orders of magnitude lower latency than global memory
 - Much higher bandwidth than global memory
 - Up to 48 KByte per multiprocessor (on Fermi)
- Allocated per thread-block
- Accessible by any thread in the thread-block
 - Not accessible to other thread-blocks
- Several uses:
 - Sharing data among threads in a thread-block
 - User-managed cache (reducing global memory accesses)

```
__shared__ float As[16][16];
```

Shared Memory Example

- Compute adjacent_difference
 - Given an array d_in produce a d_out array containing the


d_out[0]=d_in[0]; d_out[i]=d_in[i]-d_in[i-1]; /* i>0 */



Exercise: Complete the shared_variables.cu code

Constant Memory

- ✓ Both scalar and array values can be stored
- Constants stored in DRAM, and cached on chip - L1 per SM
- ✓ A constant value can be broadcast to all threads in
- Extremely efficient way of accessing a value that is common for all threads in a block!



Arithmetic Instruction Throughput

	Compute Capability 1.x	Compute Capability 2.0	Compute Capability 2.1
32-bit floating-point add, multiply, multiply-add	8	32	48
64-bit floating-point add, multiply, multiply-add	1	16	4
32-bit integer add, logical operation	8	32	48
32-bit integer shift, compare	8	16	16
32-bit integer multiply, multiply-add, sum of absolute difference	Multiple instructions	16	16
24-bit integer multiply ([u]mu124)	8	Multiple instructions	Multiple instructions
32-bit floating-point reciprocal, reciprocal square root, base-2 logarithm (log2f), base-2 exponential (exp2f), sine (sinf), cosine (cosf)	2	4	8
Type conversions	8	16	16

Number of operations per clock cycle per multiprocessor

Host-Device Data Transfers

- Device-to-host memory bandwidth much lower than device-to-device bandwidth
 - √ 8 GB/s peak (PCI-e x16 Gen 2) vs. ~ 150 GB/s peak
- Minimize transfers
 - ✓ Intermediate data can be allocated, operated on, and deallocated without ever copying them to host memory
- ✓ Group transfers
 - ✓ One large transfer is much better than many small ones

Synchronizing GPU and CPU

- All kernel launches are asynchronous
 - control returns to CPU immediately
 - kernel starts executing once all previous CUDA calls have completed
- Memcopies are synchronous
 - control returns to CPU once the copy is complete
 - copy starts once all previous CUDA calls have completed
- cudaThreadSynchronize()
 - CPU code
 - blocks until all previous CUDA calls complete
- Asynchronous CUDA calls provide:
 - non-blocking memcopies
 - ability to overlap memcopies and kernel execution

Page-Locked Data Transfers

- ✓ cudaMallocHost () allows allocation of page-locked ("pinned") host memory
 - ✓ Same syntax of cudaMalloc() but works with CPU pointers and memory
- ✓ Enables highest cudaMemcpy performance
 - ✓ 3.2 GB/s on PCI-e x16 Gen1
 - √ 5.2 GB/s on PCI-e x16 Gen2
- ✓ Use with caution!!!
 - ✓ Allocating too much page-locked memory can reduce overall system performance

See and test the bandwidth.cu sample

Overlapping **Data Transfers and Computation**

- Async and Stream APIs allow overlap of H2D or D2H data transfers with computation
 - CPU computation can overlap data transfers on all CUDA capable devices
 - Kernel computation can overlap data transfers on devices with "Concurrent copy and execution" (compute capability >= 1.1)
- Stream = sequence of operations that execute in order on GPU
 - Operations from different streams can be interleaved
 - ✓ Stream ID used as argument to async calls and kernel launches

98

Asynchronous Data Transfers

- Asynchronous host-device memory copy returns control immediately to CPU
 - ✓ cudaMemcpyAsync(dst, src, size, dir, stream);
 - ✓ requires pinned host memory (allocated with oudaMallocHost)
- ✓ Overlap CPU computation with data transfer
 - ✓ = default stream

```
cudaMemcpyAsync(a_d, a_h, size, cudaMemcpyHostToDevice, 0);
kernel<<<gri>cgrid, block>>>(a_d);
cpuFunction();
```

Overlapping kernel and data transfer

- - ✓ Kernel and transfer use different, non-zero streams
 - ✓ For the creation of a stream: cudaStreamC:
 - ✓ Remember that a CUDA call to stream-0 blocks until all previous calls complete and cannot be overlapped
- ✓ Example:

```
reate(&stream1);
               (&stream2);
               (dst, src, size, dir, stream1);
kernel<<<grid, block, 0, stream2>>>(...);
```

Exercise: read, compile and run simpleStreams.cu

Device Management

- - cudaGetDeviceCount(int* c cudaSetDevice(int device) (int* count)

 - GetDevice(int *current_device)
 - IdaGetDeviceProperties(cudaDeviceProp* prop, int device)
 IdaChooseDevice(int *device_cudaDevice
- - device 0 is used by default
 - Starting on CUDA 4.0 a CPU thread can control more than one GPU
 - multiple CPU threads can control the same GPU
 - calls are serialized by the driver.

Device Management (sample code)

Exercise: compile and run the enum_gpu.cu code

Multi-GPU Memory

- ✓ GPUs do not share global memory
 - ✓ But starting on CUDA 4.0 one GPU can copy data from/ to another GPU memory directly if the GPU are connected to the same PCIe switch
- ✓ Inter-GPU communication
 - ✓ Application code is responsible for copying/moving data between GPU
 - ✓ Data travel across the PCIe bus
 - ✓ Even when GPUs are connected to the same PCle switch!

Multi-GPU Environment

- ✓ GPUs have consecutive integer IDs, starting with 0
- ✓ Starting on CUDA 4.0, a host thread can maintain more than one GPU context at a time
 - ✓ CudaSetDevice allows to change the "active" GPU (and so the context)
 - ✓ Device 0 is chosen when cudaSetDevice is not called
 - ✓ Note that multiple host threads can establish contexts with the same GPU
 - ✓ Driver handles time-sharing and resource partitioning unless the GPU is in *exclusive* mode

Multi-GPU Environment: a simple approach

```
// Run independent kernel on each CUDA device
int numDevs = 0;
cudaGetNumDevices(&numDevs); ...
for (int d = 0; d < numDevs; d++) {
   cudaSetDevice(d);
   kernel<<<blooks, threads>>>(args);
}
```

Exercise: Compare the dot_simple_multiblock.cu and dot_multigpu.cu programs. Compile and run. Attention! Add the -arch=sm_20 option: nvcc -o dot_multigpu dot_multigpu.cu -arch=sm_20

General Multi-GPU Programming Pattern


- The goal is to hide communication cost
 - Overlap with computation
- So, every time-step each GPU will:
 - Compute parts (halos) to be sent to neighbors
 - Compute the internal region
 - Exchange halos with neighbors


overlapped

- Linear scaling as long as internal-computation takes longer than halo exchange
 - Actually, separate halo computation adds some overhead

Example: Two Subdomains









CUDA 4 Features Useful for Multi-GPU


- Control multiple GPUs with a single GPU thread
 - Simpler coding: no need for CPU multithreading
- Peer-to-Peer (P2P) GPU memory copies
 - Transfer data between GPUs using PCIe P2P support
 - Done by GPU DMA hardware host CPU is not involved
 - Data traverses PCIe links, without touching CPU memory
 - Disjoint GPU-pairs can communicate simultaneously
- Streams:
 - Enable executing kernels and memcopies concurrently
 - Up to 2 concurrent memcopies: to/from GPU
- P2P exception: 2 GPUs connected to different IOH chips
 - IOH (Intel I/O Hub chip on motherboard) connected via QPI
 - QPI and PCIe don't agree on P2P protocol (PCIe lanes connect to IOH)
 - CUDA API will stage the data via host memory
 - Same code, but lower throughput



1D Domain Decomposition and P2P

- Each subdomain has at most two neighbors
 - "left"/"right"
 - Communication graph = path
- GPUs are physically arranged into a tree(s)
 - GPUs can be connected to a PCIe switch
 - PCIe switches can be connected to another switch
- A path can be efficiently mapped onto a tree
 - Multiple halo exchanges can happen without contending for the same PCIe links
 - Aggregate exchange throughput:
 - Approaches (PCIe bandwdith) * (number of GPU pairs)
 - Typical achieved PCIe gen2 simplex bandwidth: 6 GB/s





What Does the Code Look Like?

```
for( int i=0; i<num_gpus-1; i++ )// "right" stage
    cudaMemcpyPoerAsync( d_a[i+1], gpu[i+1], d_a[i], gpu[i], num_bytes, stream[i] );


for( int i=0; i<num_gpus; i++ )
    cudaStreamSynchronize( stream[i] );

for( int i=1; i<num_gpus; i++ ) // "left" stage
    cudaMemcpyPoerAsync( d_b[i-1], gpu[i-1], d_b[i], gpu[i], num_bytes, stream[i] );
```

- Arguments to the cudalMemcpyPeerAsync() call:
 - Dest address, dest GPU, src addres, src GPU, num bytes, stream ID
- The middle loop isn't necessary for correctness
 - Improves performance by preventing the two stages from interfering with each other (15 vs 11 GB/s for the 4-GPU example)

Code Pattern for Multi-GPU

- Every time-step each GPU will:
 - Compute halos to be sent to neighbors (stream h)
 - Compute the internal region (stream i)
 - Exchange halos with neighbors (stream h)



Code For Looping through Time

```
for( int istep=0; istep<nsteps; istep++)
{
    for( int i=0; i<num_gpus; i++ )
    {
        cudsSelDevic ( gpu[i] );
        kernel<<<..., stream_halo[i]>>>(...);
        kernel<<<..., stream_halo[i]>>>(...);
        cudeStreamOuer ( stream_halo[i] );
        kernel<<<..., stream_internal[i]>>>(...);
}

for( int i=0; i<num_gpus-1; i++ )
        cudeStreamSynchronize ( stream_halo[i] );
    for( int i=0; i<num_gpus; i++ )
        cudeMomepyPeerAsync(..., stream_halo[i] );
    for( int i=1; i<num_gpus; i++ )
        cudeMomepyPeerAsync(..., stream_halo[i] );
    for( int i=0; i<num_gpus; i++ )
        cudeSelDevice( gpu[i] );
        cudeSelDevice(
```

- Two CUDA streams per GPU
- halo and internal
- Each in an array indexed by GPU
- Calls issued to different streams can overlap
- Prior to time-loop
 - Create streams
 - Enable P2P access

GPUs in Different Cluster Nodes

- Add network communication to halo-exchange
 - Transfer data from "edge" GPUs of each node to CPU
 - Hosts exchange via MPI (or other API)
 - Transfer data from CPU to "edge" GPUs of each node
- With CUDA 4.0, transparent interoperability between CUDA and Infiniband

export CUDA_NIC_INTEROP=1

Inter-GPU Communication with MPI

- Example: simpleMPI.c
 - Generate some random numbers on one node.
 - Dispatch them to all nodes.
 - Compute their square root on each node's GPU.
 - Compute the average of the results by using MPI.

To compile:

\$module load cuda

\$module load intel/co-2011.2.137—binary openmpi

\$nvcc -c simpleCUDAMPI.cu

\$mpic++ -o simpleMPI simpleMPI.c simpleCUDAMPI.o -L/cineca/prod/compilers/cuda/4.0/none/lib64/ -lcudart

To run:

\$mpirun -np 2 simpleMPI

On a single line

GPU-aware MPI

- Support GPU to GPU communication through standard MPI interfaces:
 - e.g. enable MPI_Send, MPI_Recv from/to GPU memory
 - Made possible by Unified Virtual Addressing (UVA) in CUDA
 4.0
- Provide high performance without exposing low level details to the programmer:
 - Pipelined data transfer which automatically provides optimizations inside MPI library without user tuning

From: MVAPICH2-GPU: Optimized GPU to GPU Communication for InfiniBand Clusters H Wang, S. Potluri, M Luo, A.K. Singh, S. Sur, D. K. Panda

Naive code with "old style" MPI

Sender:

```
cudaMemcpy(s_buf, s_device, size,cudaMemcpyDeviceToHost);
MPI_Senc(s_buf, size, MPI_CHAR, 1, 1, MPI_COMM_WORLD);
```

Receiver:

```
MPI_Recv(r_buf, size, MPI_CHAR, 0, 1, MPI_COMM_WORLD, &req); cudeMemcpy(r_device, r_buf, size, cudaMemcpyHostToDevice);
```

Optimized code with "old style" MPI

- Pipelining at user level with non-blocking MPI and CUDA functions
- Sender:

```
for (j = 0; j < pipeline_len; j++)
  cudaMemcpyAsyn(s_buf+j*block_sz,s_device+j*block_sz,...);
for (j = 0; j < pipeline_len; j++) {
  while (result != cudaSuccess) {
    results = cudaStreamQuery(..);
    if (j>0) MPI_Test(...);
    }
  MPI_Isend(s_buf+j*block_sz,block_sz,MPI_CHAR,1,1,...)
}
MPI_Waitall();
```

Code with GPU-aware MPI

Standard MPI interfaces from device buffers

Sender:

```
MPI_Send(s_dev, size, MPI_CHAR, 1, 1, MPI_COMM_WORLD);
```

Receiver:

```
MPI Recv(r_dev, size, MPI_CHAR, 0, 1, MPI_COMM_WORLD, &req);
```

- •MPI library can automatically differentiate between device memory and host memory
- •Overlap CUDA copy and RDMA transfer
 - •Pipeline DMA of data from GPU and InfiniBand RDMA

Heat equation as a multi GPU exercise

Suppose one has a function u which describes the temperature at a given location (x, y) of a 2D domain. The function changes over time as heat spreads throughout space. The equation

$$\frac{\partial u}{\partial t} = \alpha \nabla^2 u$$

is used to determine the change in the function *u* over time.


Heat equation as a multi GPU exercise

The exercise is based on a simplified 2D domain decomposition.

- The initial temperature is computed to be high in the middle of the domain and zero at the boundaries.
- The boundaries are held at zero throughout the simulation.
- During the time-stepping, an array containing two domains is used:

Heat equation as a multi GPU exercise

- The grid is decomposed by the master process and then distributed by rows to the worker processes.
- At each time step, worker processes must exchange border data with neighbors.
- Upon completion of all time steps, the worker processes return their results to the master process.



Heat equation as a multi GPU exercise

- Go to the Heat2D directory in cccsample cd Heat2D
- 2. Load the required modules:

module load gnu/4.1.2 module load openmpi/1.3.3--gnu--4.1.2 module load cuda

- 3. Modify the mpi_heat2D.c to use multiple GPU. Name the new program mpi_heat2D.cu
- 4. Compile:

nvcc -ccbin /cineca/prod/compilers/openmpi/1.3.3/gnu--4.1.2/bin/mpicc -o mpi_heat2D mpi_heat2D.cu or use the compile_gpu.sh script

5. Run it!

A real world example

Multi GPU simulation of spin systems

Major GPU Performance Detractors

- ✓ Sometimes it is better to recompute than to cache
 ✓ GPU spends its transistors on ALUs, not on cache!
- Do more computation on the GPU to avoid costly data transfers
 - ✓ Even low parallelism computations can at times be faster than transferring data back and forth to host

Major GPU Performance Detractors

- ✓ Partition your computation to keep the GPU multiprocessors equally busy
 - ✓ Many threads, many thread blocks
- Keep resource usage low enough to support multiple active thread blocks per multiprocessor
 - Max number of blocks per SM: 8
 - Max number of threads per SM: 1536 (Fermi)
 - Max number of threads per block: 1024 (Fermi)
 - Total number of registers per SM: 32768 (Fermi)
 - Size of shared memory per SM: 48 Kbyte (Fermi)

146

What is missing?

- Texture
- Voting functions (all(), any()
- FCC effect
- Shared memory bank conflicts
- •Single virtual address space and other variants of memory copy operations
- •GPII libraries

Thanks!