512Mb DDR SDRAM (32M×16)

U2
HY5DU121622D(L)T(P)-J

BOOT MODE SELECT

GPIO

BOOT MODE SELECT:	LCD DATA			
BOOT MODE	D03	D02	D01	D00
USB	0	0	0	0
3.3V I2C Master	0	0	0	1
3.3V SPI Flash 1 Master	0	0	1	0
3.3V SPI Flash 2 Master	0	0	1	1
3.3V NAND	0	1	0	0
Startup waits for JTAG debugger connection	0	1	1	0
3.3V SD/MMC 1 (Default !!!)	1	0	0	1
3.3V SD/MMC 2	1	0	1	0

PIN6/LCD_D05
R14 47k

LCD_D05 is ETM Enable Bit:
IF Low -> ETM disabled
IF High -> ETM enabled

3.3VREG
R15 47k

PIN25/LCD_RS

LCD_RS must to be pulled
High to enable Resistor Boot Mode.
If pulled low, the iMX233 will
attempt to boot from OTP.

U1
MCIMX233DAG4B_LD

Headphones and Line-In

Headphones resistance R1 = R = 16 Ohms!
HEADPHONES
PJ-W47S-05D2-LF
LINE_IN
PJ-W47S-05D2-LF

Debug: UART or SJTAG
U_DEBUG   SJTAG
HN1X4   HN1X4

UEXT
UEXT
BH10R

MicroSD
SD MICRO

POWER/REC Button
POWER/REC
TV-06B

Reset Circuit
RESET
TV-06B
BCB846B T2
BCB846B T1
Place T1 and T2 as close as possible to Q1

Composite Video
COMPOSITE_VIDEO
VIDEO_CON

POWER SUPPLY CIRCUIT
6-16VDC
PWR_JACK
YDJ-1136
LIPO_BAT
DW02S
Li-ION_BATTERY

IRLML6402 FET1
U5 MP1482DS
U6 SY8008C(AA)C

PHY&USB-HOSTx2
U3 LAN9512-JZX
LAN RJLD-043TC
U4 MIC2026-1YM

iMX233-OLinuXino_Rev_A
15.3.2012
Sheet: 1/1