第六次實驗報告

題目:

Simple processor including memory

姓名:黃子軒

學號:310581003

繳交日期:111年11月28日

1. 實驗目的

透過本次實驗,除了熟悉如何撰寫 verilog 並實現於 FPGA 板,並試著結合 memory 實現一簡易的 processor。

2. 實驗程式碼

reg [4:0] address;

(1) 主要程式

```
module Lab6(KEY,HEX0,HEX1,HEX2,HEX3,HEX4,HEX5,LEDR);
 input [2:0] KEY;
 output [6:0] HEX0,HEX1,HEX2,HEX3,HEX4,HEX5;
 output [9:0] LEDR;
 wire Resetn, MClock, PClock;
 assign Resetn = KEY[0];
 assign MClock = KEY[1];
 assign PClock = KEY[2];
 reg [7:0] BusWires;
 assign LEDR[7:0] = BusWires;
 reg [7:0] R0, R1, R2;
 wire [7:0] DIN;
 parameter MV = 2'b00;
 parameter MVI = 2'b01;
 parameter ADD = 2'b10;
 parameter SUB = 2'b11;
```

```
wire [1:0] IR_current;
wire [3:0] Xreg current, Yreg current;
assign IR current = DIN[7:6];
assign Xreg_current = DIN[5:3];
assign Yreg current = DIN[2:0];
reg [1:0] IR_past;
reg [3:0] Xreg_past, Yreg_past;
always@(posedge PClock)
begin
    IR_past <= DIN[7:6];</pre>
    Xreg past \leq DIN[5:3];
    Yreg_past <= DIN[2:0];
end
// counter //
always@(posedge MClock, negedge Resetn)
begin
    if(!Resetn)
         address \le 0;
    else
         address \le address + 1;
end
romlpm rom(address, MClock, DIN);
seven_segment s1(DIN[7:4],HEX5);
```

```
seven_segment s2(DIN[3:0],HEX4);
seven segment s3(R0[7:4],HEX3);
seven_segment s4(R0[3:0],HEX2);
seven_segment s5(R1[7:4],HEX1);
seven_segment s6(R1[3:0],HEX0);
// proc //
always@(posedge PClock, negedge Resetn)
begin
    if(!Resetn)
    begin
         R0 \le 0;
         R1 \le 0;
         BusWires <= 0;
    end
    else
    begin
         BusWires <= DIN;
         if(address != 0)
         begin
              case(IR_current)
                  MV:
                  begin
                       if(IR_past!=MVI)
                       begin
                           if(Xreg_current == 0)
                           begin
```

```
if(Yreg_current == 1)
         begin
              R0 \le R1;
         end
         else
         begin
              R0 \le R2;
         end
    end
    else if(Xreg_current == 1)
    begin
         if(Yreg_current == 0)
              R1 \le R0;
         else
              R1 \le R2;
    end
    else
    begin
         if(Yreg_current == 0)
              R2 \le R0;
         else
              R2 \le R1;
    end
else if(IR_past==MVI)
begin
    if(Xreg_past == 0)
         R0 \leq DIN;
```

end

```
else if(Xreg_past == 1)
                           R1 \leq DIN;
                       else
                           R2 <= DIN;
                  end
             end
             MVI:;
             ADD:R0 \le R0 + R1;
             SUB:
                  R0 \le R0 - R1;
             default:
             begin
                  R0 \le 0;
                  R1 \le 0;
             end
         endcase
    end
    else begin
         R0 \le 0;
         R1 \le 0;
    end
end
```

end

```
endmodule
```

```
// Seven-segment desplay //
                        module seven segment(in,HEX);
                                input [3:0] in;
                                output wire [6:0] HEX;
                                assign HEX[0] =
                         \sim \inf[3] \& \inf[2] \& \sim \inf[0] | \sim \inf[3] \& \sim \inf[2] \& \sim \inf[1] \& \inf[0] | \inf[3] \& \inf[2] \& \sim \inf[1] \& \inf[0] | \inf[3] \& \sim \inf[2] \& \inf[1] \& \inf[0] | \min[3] | \min[0] | \min[3] \& \sim \inf[2] \& \min[2] | \min[3] | \min[3]
                                assign HEX[1] =
                         \label{eq:continuous} \\ \sim & \inf[3] \\ \& \inf[2] \\ \& \sim & \inf[1] \\ \& \inf[0] \\ | \inf[3] \\ \& \inf[1] \\ | \inf[3] \\ \& \sim & \inf[0] \\ | \inf[2] \\ \& \inf[1] \\ \& \sim & \inf[0] \\ | \inf[3] \\ \& \inf[1] \\ | \inf[3] \\ \& \sim & \inf[0] \\ | \inf[3] \\ \& \inf[1] \\ | \inf[3] \\ \& \sim & \inf[0] \\ | \inf[3] | \inf[3] \\ | \inf[3] | \inf[3] \\ | \inf[3] \\ | \inf[3] \\ | \inf[3] | \inf[
                        0];
                                assign HEX[2] = in[3]\&in[2]\&\sim in[0][in[3]\&in[2]\&in[1][\sim in[3]\&\sim in[2]\&in[1]\&\sim in[0];
                                assign HEX[3] =
                        in[3]\&\sim in[2]\&in[1]\&\sim in[0]|\sim in[3]\&in[2]\&\sim in[1]\&\sim in[0]|\sim in[2]\&\sim in[1]\&in[0]|in[2]\&in[1]\&in[0]|
                                assign HEX[4] = \sim in[2] \& \sim in[1] \& in[0] | \sim in[3] \& in[0] | \sim in[3] \& in[2] \& \sim in[1];
                                assign HEX[5] =
                        \sim in[3] \& \sim in[2] \& in[0] | \sim in[3] \& \sim in[2] \& in[1] | \sim in[3] \& in[1] \& in[0] | in[3] \& in[2] \& \sim in[1] \& in[0];
                                assign HEX[6] = \sim in[3] \& in[2] \& in[1] \& in[0] | in[3] \& in[2] \& \sim in[1] \& \sim in[0] | \sim in[3] \& \sim in[2] \& \sim in[1];
                        endmodule
(2) RAM
                        // megafunction wizard: %ROM: 1-PORT%
                        // GENERATION: STANDARD
                        // VERSION: WM1.0
                        // MODULE: altsyncram
                        // File Name: romlpm.v
                        // Megafunction Name(s):
                        //
                                                                                                                                   altsyncram
```

```
//
// Simulation Library Files(s):
//
              altera mf
// **********************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 13.1.0 Build 162 10/23/2013 SJ Full Version
// **********************
//Copyright (C) 1991-2013 Altera Corporation
//Your use of Altera Corporation's design tools, logic functions
//and other software and tools, and its AMPP partner logic
//functions, and any output files from any of the foregoing
//(including device programming or simulation files), and any
//associated documentation or information are expressly subject
//to the terms and conditions of the Altera Program License
//Subscription Agreement, Altera MegaCore Function License
//Agreement, or other applicable license agreement, including,
//without limitation, that your use is for the sole purpose of
//programming logic devices manufactured by Altera and sold by
//Altera or its authorized distributors. Please refer to the
//applicable agreement for further details.
// synopsys translate off
```

'timescale 1 ps / 1 ps

```
// synopsys translate_on
module romlpm (
 address,
 clock,
 q);
 input
          [4:0] address;
 input
             clock;
          [7:0] q;
 output
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
 tri1
        clock;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate on
`endif
 wire [7:0] sub_wire0;
 wire [7:0] q = sub wire [7:0];
               altsyncram_component (
 altsyncram
               .address_a (address),
               .clock0 (clock),
               .q_a (sub_wire0),
               .aclr0 (1'b0),
               .aclr1 (1'b0),
               .address b (1'b1),
               .addressstall_a (1'b0),
```

```
.addressstall b (1'b0),
             .byteena a (1'b1),
             .byteena b (1'b1),
              .clock1 (1'b1),
             .clocken0 (1'b1),
              .clocken1 (1'b1),
             .clocken2 (1'b1),
              .clocken3 (1'b1),
             .data_a (\{8\{1'b1\}\}\),
             .data b (1'b1),
             .eccstatus (),
             .q b(),
             .rden a (1'b1),
             .rden_b (1'b1),
             .wren a (1'b0),
             .wren_b (1'b0));
defparam
    altsyncram component.address aclr a = "NONE",
    altsyncram component.clock enable input a = "BYPASS",
    altsyncram component.clock enable output a = "BYPASS",
    altsyncram component.init file = "lpmrom.mif",
    altsyncram component.intended device family = "Cyclone V",
    altsyncram component.lpm hint = "ENABLE RUNTIME MOD=NO",
    altsyncram component.lpm type = "altsyncram",
    altsyncram component.numwords a = 32,
    altsyncram component.operation mode = "ROM",
    altsyncram component.outdata aclr a = "NONE",
    altsyncram component.outdata reg a = "UNREGISTERED",
```

```
altsyncram_component.ram_block_type = "M10K",
altsyncram_component.widthad_a = 5,
altsyncram_component.width_a = 8,
altsyncram_component.width_byteena_a = 1;
```

```
endmodule
```

```
// CNX file retrieval info
// Retrieval info: PRIVATE: ADDRESSSTALL A NUMERIC "0"
// Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
// Retrieval info: PRIVATE: AclrByte NUMERIC "0"
// Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
// Retrieval info: PRIVATE: BYTE ENABLE NUMERIC "0"
// Retrieval info: PRIVATE: BYTE SIZE NUMERIC "8"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK ENABLE INPUT A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK ENABLE OUTPUT A NUMERIC "0"
// Retrieval info: PRIVATE: Clken NUMERIC "0"
// Retrieval info: PRIVATE: IMPLEMENT IN LES NUMERIC "0"
// Retrieval info: PRIVATE: INIT FILE LAYOUT STRING "PORT A"
// Retrieval info: PRIVATE: INIT TO SIM X NUMERIC "0"
// Retrieval info: PRIVATE: INTENDED DEVICE FAMILY STRING "Cyclone V"
// Retrieval info: PRIVATE: JTAG ENABLED NUMERIC "0"
// Retrieval info: PRIVATE: JTAG ID STRING "NONE"
// Retrieval info: PRIVATE: MAXIMUM DEPTH NUMERIC "0"
```

```
// Retrieval info: PRIVATE: MIFfilename STRING "lpmrom.mif"
// Retrieval info: PRIVATE: NUMWORDS A NUMERIC "32"
// Retrieval info: PRIVATE: RAM BLOCK TYPE NUMERIC "2"
// Retrieval info: PRIVATE: RegAddr NUMERIC "1"
// Retrieval info: PRIVATE: RegOutput NUMERIC "0"
// Retrieval info: PRIVATE: SYNTH WRAPPER GEN POSTFIX STRING "0"
// Retrieval info: PRIVATE: SingleClock NUMERIC "1"
// Retrieval info: PRIVATE: UseDQRAM NUMERIC "0"
// Retrieval info: PRIVATE: WidthAddr NUMERIC "5"
// Retrieval info: PRIVATE: WidthData NUMERIC "8"
// Retrieval info: PRIVATE: rden NUMERIC "0"
// Retrieval info: LIBRARY: altera mf altera mf.altera mf components.all
// Retrieval info: CONSTANT: ADDRESS ACLR A STRING "NONE"
// Retrieval info: CONSTANT: CLOCK ENABLE INPUT A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK ENABLE OUTPUT A STRING "BYPASS"
// Retrieval info: CONSTANT: INIT FILE STRING "lpmrom.mif"
// Retrieval info: CONSTANT: INTENDED DEVICE FAMILY STRING "Cyclone V"
// Retrieval info: CONSTANT: LPM HINT STRING "ENABLE RUNTIME MOD=NO"
// Retrieval info: CONSTANT: LPM TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS A NUMERIC "32"
// Retrieval info: CONSTANT: OPERATION MODE STRING "ROM"
// Retrieval info: CONSTANT: OUTDATA ACLR A STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA REG A STRING "UNREGISTERED"
// Retrieval info: CONSTANT: RAM BLOCK TYPE STRING "M10K"
// Retrieval info: CONSTANT: WIDTHAD A NUMERIC "5"
// Retrieval info: CONSTANT: WIDTH A NUMERIC "8"
// Retrieval info: CONSTANT: WIDTH BYTEENA A NUMERIC "1"
// Retrieval info: USED PORT: address 0 0 5 0 INPUT NODEFVAL "address[4..0]"
```

```
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"

// Retrieval info: USED_PORT: q 0 0 8 0 OUTPUT NODEFVAL "q[7..0]"

// Retrieval info: CONNECT: @address_a 0 0 5 0 address 0 0 5 0

// Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0

// Retrieval info: CONNECT: q 0 0 8 0 @q_a 0 0 8 0

// Retrieval info: GEN_FILE: TYPE_NORMAL romlpm.v TRUE

// Retrieval info: GEN_FILE: TYPE_NORMAL romlpm.inc FALSE

// Retrieval info: GEN_FILE: TYPE_NORMAL romlpm.cmp FALSE


// Retrieval info: GEN_FILE: TYPE_NORMAL romlpm.bsf FALSE

// Retrieval info: GEN_FILE: TYPE_NORMAL romlpm_inst.v FALSE


// Retrieval info: GEN_FILE: TYPE_NORMAL romlpm_bb.v TRUE

// Retrieval info: GEN_FILE: TYPE_NORMAL romlpm_bb.v TRUE
```

3. 實驗結果照片(optional)



4. RTL 佈局(optional)



5.問題與討論

經過本次實驗,不只結合上次實驗我提到的 memory module 的使用方法,更透過 verilog 實現出一個簡易的 processor,將過往於計算機結構所學到的電路架構實現,受益良多!