# 第五次實驗報告

## 題目:

Substitute dual-port memory by single-port memory

姓名:黃子軒

學號:310581003

繳交日期:111年11月21日

### 1. 實驗目的

透過本次實驗,除了熟悉如何撰寫 verilog 並實現於 FPGA 板,並首次學習如何使用 memory 的 module 功能。

# 2. 實驗程式碼

#### (1) 主要程式

```
module Lab5_part5(SW, CLOCK_50, LEDR, HEX0, HEX2, HEX3);
 input [9:0] SW;
 input CLOCK_50;
 output [9:0] LEDR;
 output [6:0] HEX0, HEX2, HEX3;
 wire [3:0] readout;
 ramlpm rm(
 .address(SW[4:0]),
 .clock(CLOCK_50),
 .data(SW[8:5]),
 .wren(SW[9]),
 .q(readout));
 assign LEDR[0] = SW[9];
 seven segment s1(SW[4],HEX3);
 seven_segment s2(SW[3:0],HEX2);
 seven segment s3(readout,HEX0);
endmodule
```

// Seven-segment desplay //

```
module seven segment(in,HEX);
                                input [3:0] in;
                                output wire [6:0] HEX;
                                assign HEX[0] =
                         \sim \inf[3] \& \inf[2] \& \sim \inf[0] | \sim \inf[3] \& \sim \inf[2] \& \sim \inf[1] \& \inf[0] | \inf[3] \& \inf[2] \& \sim \inf[1] \& \inf[0] | \inf[3] \& \sim \inf[2] \& \inf[1] \& \inf[0] | \min[3] | \min[0] | \min[3] \& \sim \inf[2] \& \min[2] | \min[3] | \min[3]
                                assign HEX[1] =
                         \label{eq:continuous} \\ \sim & \inf[3] \\ \& \inf[2] \\ \& \sim & \inf[1] \\ \& \inf[0] \\ | \inf[3] \\ \& \inf[1] \\ | \inf[3] \\ \& \sim & \inf[0] \\ | \inf[2] \\ \& \inf[1] \\ \& \sim & \inf[0] \\ | \inf[3] \\ \& \inf[1] \\ | \inf[3] \\ \& \sim & \inf[0] \\ | \inf[3] \\ \& \inf[1] \\ | \inf[3] \\ \& \sim & \inf[0] \\ | \inf[3] | \inf[3] \\ | \inf[3] | \inf[3] \\ | \inf[3] \\ | \inf[3] \\ | \inf[3] | \inf[
                                assign HEX[2] = in[3]\&in[2]\&\sim in[0][in[3]\&in[2]\&in[1][\sim in[3]\&\sim in[2]\&in[1]\&\sim in[0];
                                assign HEX[3] =
                        in[3]\&-in[2]\&in[1]\&-in[0]|-in[3]\&in[2]\&-in[1]\&-in[0]|-in[2]\&-in[1]\&in[0]|in[2]\&in[1]\&in[0];
                                assign HEX[4] = \sim in[2] \& \sim in[1] \& in[0] \sim in[3] \& in[0] \sim in[3] \& in[2] \& \sim in[1];
                                assign HEX[5] =
                        \sim in[3] \& \sim in[2] \& in[0] | \sim in[3] \& \sim in[2] \& in[1] | \sim in[3] \& in[1] \& in[0] | in[3] \& in[2] \& \sim in[1] \& in[0];
                                assign HEX[6] = \sim in[3]\&in[2]\&in[1]\&in[0]|in[3]\&in[2]\&\sim in[1]\&\sim in[0]|\sim in[3]\&\sim in[2]\&\sim in[1];
                        endmodule
(2) RAM
                        // megafunction wizard: %RAM: 1-PORT%
                        // GENERATION: STANDARD
                        // VERSION: WM1.0
                        // MODULE: altsyncram
                        // File Name: ramlpm.v
                       // Megafunction Name(s):
                        //
                                                                                                                                 altsyncram
                        //
                        // Simulation Library Files(s):
                        //
                                                                                                                                 altera mf
```

```
// **********************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 13.1.0 Build 162 10/23/2013 SJ Full Version
// ***********************
//Copyright (C) 1991-2013 Altera Corporation
//Your use of Altera Corporation's design tools, logic functions
//and other software and tools, and its AMPP partner logic
//functions, and any output files from any of the foregoing
//(including device programming or simulation files), and any
//associated documentation or information are expressly subject
//to the terms and conditions of the Altera Program License
//Subscription Agreement, Altera MegaCore Function License
//Agreement, or other applicable license agreement, including,
//without limitation, that your use is for the sole purpose of
//programming logic devices manufactured by Altera and sold by
//Altera or its authorized distributors. Please refer to the
//applicable agreement for further details.
// synopsys translate off
'timescale 1 ps / 1 ps
// synopsys translate on
module ramlpm (
 address.
```

```
clock,
 data,
 wren,
 q);
 input
          [4:0] address;
 input
             clock;
          [3:0] data;
 input
 input
             wren;
          [3:0] q;
 output
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
 tri1
        clock;
'ifndef ALTERA RESERVED QIS
// synopsys translate_on
`endif
 wire [3:0] sub wire0;
 wire [3:0] q = sub_wire0[3:0];
               altsyncram_component (
 altsyncram
               .address_a (address),
               .clock0 (clock),
               .data_a (data),
               .wren_a (wren),
               .q_a (sub_wire0),
               .aclr0 (1'b0),
```

```
.address b (1'b1),
               .addressstall a (1'b0),
               .addressstall b (1'b0),
               .byteena a (1'b1),
               .byteena b (1'b1),
               .clock1 (1'b1),
               .clocken0 (1'b1),
               .clocken1 (1'b1),
               .clocken2 (1'b1),
               .clocken3 (1'b1),
               .data b (1'b1),
               .eccstatus (),
               .q_b(),
               .rden a (1'b1),
               .rden_b (1'b1),
               .wren b (1'b0));
 defparam
     altsyncram component.clock enable input a = "BYPASS",
     altsyncram component.clock enable output a = "BYPASS",
     altsyncram component.init file = "ramlpm.mif",
     altsyncram component.intended device family = "Cyclone V",
     altsyncram component.lpm hint =
"ENABLE RUNTIME MOD=YES,INSTANCE NAME=32x4",
     altsyncram component.lpm type = "altsyncram",
     altsyncram component.numwords a = 32,
     altsyncram component.operation mode = "SINGLE PORT",
     altsyncram component.outdata aclr a = "NONE",
```

.aclr1 (1'b0),

```
altsyncram_component.outdata_reg_a = "UNREGISTERED",
altsyncram_component.power_up_uninitialized = "FALSE",
altsyncram_component.ram_block_type = "M10K",
altsyncram_component.read_during_write_mode_port_a = "NEW_DATA_NO_NBE_READ",
altsyncram_component.widthad_a = 5,
altsyncram_component.width_a = 4,
altsyncram_component.width_byteena_a = 1;
```


#### endmodule

```
// CNX file retrieval info
// Retrieval info: PRIVATE: ADDRESSSTALL A NUMERIC "0"
// Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
// Retrieval info: PRIVATE: AclrByte NUMERIC "0"
// Retrieval info: PRIVATE: AclrData NUMERIC "0"
// Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
// Retrieval info: PRIVATE: BYTE ENABLE NUMERIC "0"
// Retrieval info: PRIVATE: BYTE SIZE NUMERIC "8"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK ENABLE INPUT A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK ENABLE OUTPUT A NUMERIC "0"
// Retrieval info: PRIVATE: Clken NUMERIC "0"
// Retrieval info: PRIVATE: DataBusSeparated NUMERIC "1"
// Retrieval info: PRIVATE: IMPLEMENT IN LES NUMERIC "0"
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT A"
```

```
// Retrieval info: PRIVATE: INIT TO SIM X NUMERIC "0"
// Retrieval info: PRIVATE: INTENDED DEVICE FAMILY STRING "Cyclone V"
// Retrieval info: PRIVATE: JTAG ENABLED NUMERIC "1"
// Retrieval info: PRIVATE: JTAG_ID STRING "32x4"
// Retrieval info: PRIVATE: MAXIMUM DEPTH NUMERIC "0"
// Retrieval info: PRIVATE: MIFfilename STRING "ramlpm.mif"
// Retrieval info: PRIVATE: NUMWORDS A NUMERIC "32"
// Retrieval info: PRIVATE: RAM BLOCK TYPE NUMERIC "2"
// Retrieval info: PRIVATE: READ DURING WRITE MODE PORT A NUMERIC "3"
// Retrieval info: PRIVATE: RegAddr NUMERIC "1"
// Retrieval info: PRIVATE: RegData NUMERIC "1"
// Retrieval info: PRIVATE: RegOutput NUMERIC "0"
// Retrieval info: PRIVATE: SYNTH WRAPPER GEN POSTFIX STRING "0"
// Retrieval info: PRIVATE: SingleClock NUMERIC "1"
// Retrieval info: PRIVATE: UseDORAM NUMERIC "1"
// Retrieval info: PRIVATE: WRCONTROL ACLR A NUMERIC "0"
// Retrieval info: PRIVATE: WidthAddr NUMERIC "5"
// Retrieval info: PRIVATE: WidthData NUMERIC "4"
// Retrieval info: PRIVATE: rden NUMERIC "0"
// Retrieval info: LIBRARY: altera mf altera mf.altera mf components.all
// Retrieval info: CONSTANT: CLOCK ENABLE INPUT A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK ENABLE OUTPUT A STRING "BYPASS"
// Retrieval info: CONSTANT: INIT FILE STRING "ramlpm.mif"
// Retrieval info: CONSTANT: INTENDED DEVICE FAMILY STRING "Cyclone V"
// Retrieval info: CONSTANT: LPM HINT STRING
"ENABLE RUNTIME MOD=YES,INSTANCE NAME=32x4"
// Retrieval info: CONSTANT: LPM TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS A NUMERIC "32"
```


```
// Retrieval info: CONSTANT: OPERATION MODE STRING "SINGLE PORT"
// Retrieval info: CONSTANT: OUTDATA ACLR A STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA REG A STRING "UNREGISTERED"
// Retrieval info: CONSTANT: POWER UP UNINITIALIZED STRING "FALSE"
// Retrieval info: CONSTANT: RAM BLOCK TYPE STRING "M10K"
// Retrieval info: CONSTANT: READ DURING WRITE MODE PORT A STRING
"NEW DATA NO NBE READ"
// Retrieval info: CONSTANT: WIDTHAD A NUMERIC "5"
// Retrieval info: CONSTANT: WIDTH A NUMERIC "4"
// Retrieval info: CONSTANT: WIDTH BYTEENA A NUMERIC "1"
// Retrieval info: USED PORT: address 0 0 5 0 INPUT NODEFVAL "address[4..0]"
// Retrieval info: USED PORT: clock 0 0 0 0 INPUT VCC "clock"
// Retrieval info: USED PORT: data 0 0 4 0 INPUT NODEFVAL "data[3..0]"
// Retrieval info: USED PORT: q 0 0 4 0 OUTPUT NODEFVAL "q[3..0]"
// Retrieval info: USED PORT: wren 0 0 0 0 INPUT NODEFVAL "wren"
// Retrieval info: CONNECT: @address a 0 0 5 0 address 0 0 5 0
// Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
// Retrieval info: CONNECT: @data a 0 0 4 0 data 0 0 4 0
// Retrieval info: CONNECT: @wren a 0 0 0 0 wren 0 0 0 0
// Retrieval info: CONNECT: q 0 0 4 0 @q a 0 0 4 0
// Retrieval info: GEN FILE: TYPE NORMAL ramlpm.v TRUE
// Retrieval info: GEN FILE: TYPE NORMAL ramlpm.inc FALSE
// Retrieval info: GEN FILE: TYPE NORMAL ramlpm.cmp FALSE
// Retrieval info: GEN FILE: TYPE NORMAL ramlpm.bsf FALSE
// Retrieval info: GEN FILE: TYPE NORMAL ramlpm inst.v FALSE
// Retrieval info: GEN FILE: TYPE NORMAL ramlpm bb.v TRUE
// Retrieval info: LIB FILE: altera mf
```

#### 3. 實驗結果照片(optional)





### 4. RTL 佈局(optional)



#### 5.問題與討論

經過本次實驗,對 memory 在 FPGA 板上的使用方法更加熟悉,亦對 memory 的內部運作有更深的了解!