
#### **NARLabs**

# Merge Real GDS – DRC (1/6)

This step is additionally required only when using ICC. If you use ICC2 or INNOVUS, it is not necessary because real gds have already been merged when write GDS.

Import chip GDS




×	Import Stream _ 🗆 ×				
Input File Name:	'users/lylin/project_T18/icc/run/CHIP_pr.gds	← ICC steam out GDS			
Top Cell Name:					
Run Directory:	/users/lylin/project_T18/icc/run				
Library Name:	CHIP				
Technology File  ◆ ASCII File:		■ Tech file @			
♦ Attach to Libr					
	ary:	/process/T18/TECH /1 TSRI/PDK/Laker			
☐ Replace Pa	ertial Technology File	/Laker_MM_18S_1.			
☐ Update Mi	Cells ( 🔲 Including Slave Libraries)	8+3.3_1P6M_20K_			
Template File: L	oad Save	2.7c.tf			
Basic Advanced	Property Log/Err File				
Cell Name Case S	ensitivity: Preserve =				
Label Case Sensi	tivity: Preserve =				
Renaming Mode:	Overwrite =				
Layer Mapping M	ode: Mapping —				
7	licated Mappings				
☐ Invoke Batch N					
Layer Map File:					
Cell Map File:					
Font Map File:					
Reference Librarie	25:   *	7-41			
Summary	Apply OK Cancel	,			


#### **NARLabs**

## Merge Real GDS – DRC (2/6)


Import core library real GDS



Core library real GDS @ /process/T18/IP/CBDK\_TSMC018\_Arm/CIC/GDS /tsmc18.gds2




Tech file @
/process/T18/TECH/1\_TSRI/PDK/Laker/Laker
\_MM\_18S\_1.8+3.3\_1P6M\_20K\_2.7c.tf




#### **NARLabs**

## Merge Real GDS – DRC (3/6)


Import IO library real GDS



IO library real GDS @
/process/T18/IP/CBDK\_TSMC018\_Arm/CIC/GDS
/tpz973gv\_tpb973gv.gds




Tech file @ /process/T18/TECH/1\_TSRI/PDK/Laker/Laker \_MM\_18S\_1.8+3.3\_1P6M\_20K\_2.7c.tf





# Merge Real GDS – DRC (4/6)

Export real chip GDS




Export Stream x							×	
Library Name:		Top Cell Name:						
CHIP		CHIP						
CHIP digitalADP analogADP sourceADP borderADP		CHIP CLKBUFX1 CLKBUFX12 CLKBUFX12awwsywwwwb:						
Output File: CHIP_merge.gds								
Template File: Load Save								
Basic Advanced Miscellaneous Property Log/Err File								
Cell Name Case Sensitivity: Preserve =								
Label Case Sensitivity:		Pres	erve =					
Append Duplicated Cell Names	with:	Libra	ary Nam	e =				
Layer Mapping Mode:		N	lapping					
Rename for Duplicated Cell								
■ Merge Reference Library								
■ Filter System Layers: 🌹								
☐ Reduce Duplicated Device								
☐ Invoke Batch Mode								
Layer Map File:								
Cell Map File:				_		7		
Font Map File:						-1		
	A	oply	Ok	·	(	Canc	el	



# Merge Real GDS – DRC (5/6)


Open real chip GDS




#### **NARLabs**

# Merge Real GDS – DRC (6/6)







Hot Key: Ctrl + F



## EDA Cloud 2.0 Add dummy

- 1. Copy DRC directory
  - cp -r /process/T18/IP/CBDK\_TSMC018\_Arm/CIC/Caliber/DRC .
- 2. Modify script: TOP\_CELL, LAYOUT\_PATH, ruledeck in the scripts: runBE.csh, runFE.csh, runmerge.csh

```
set TOP_CELL = "CHIP"
set LAYOUT PATH = "../CHIP merge.gds"
```

3. Execution with following steps

```
cd add_dummy
./runBE.csh
./runFE.csh
./runmerge.csh
```

4. Check that BEOL.gds, FEOL.gds and CHIP\_mergedummy.gds.gz are generated.

```
[lylin@edaeng02 add_dummy]$ ll
total 22680
-rwxr-xr-x 1 lylin DSD 14501388 Dec 30 14:50 BEOL.gds
-rw-r--r-- 1 lylin DSD 32064 Dec 30 14:50 BEOL.sum
-rw-r--r-- 1 lylin DSD 7586949 Dec 30 14:55 CHIP_mergedummy.gds.gz
-rwxr-xr-x 1 lylin DSD 85430 Dec 30 14:54 FEOL.gds
-rw-r--r-- 1 lylin DSD 35215 Dec 30 14:54 FEOL.sum
```

```
DRC/
- rundrc
- add dummy/
- runBE.csh
- runFE.csh
- runmerge.csh
- scr/
- drc/
- runDRC.csh
- scr/
```



rundrcadd dummy/

- runBE.csh

runFE.cshrunmerge.csh

- scr/

- drc/

DRC/

### EDA Cloud 2.0 DRC

4. Modify script: TOP\_CELL, ruledeck in the scripts: runDRC.csh

```
set TOP_CELL = "CHIP"
set LAYOUT_PATH = "../add_dummy/${TOP_CELL}_mergedummy.gds.gz"
```

5. Execution with following steps

```
cd ../drc
./runDRC.csh
```

**Show Unresolved** 

Check DRC results:

cd output calibre -rve DRC\_RES.db &

