# ECE 351 Verilog and FPGA Design

Week 10\_1: FPGA overview (wrap-up)

Review Roy's HW #3 solution Introduction to Xilinx Vivado

PmodSSD on Nexys A7 project walkthrough

Roy Kravitz


Electrical and Computer Engineering Department Maseeh College of Engineering and Computer Science

1

2

### Questions about Homework #4?

Write-up: ece351sp21 hw4 release r1 1\docs\ece351sp21 hw4.pdf






#### FPGA Overview (wrap-up)

#### Sources:

• ECE 540 lecture notes by David B. and Roy K.

ECE 351 Verilog and FPGA Design




3

# Field-programmable gate array (FPGA)

4

- □ A "gate array" is just what it says...an array of logic gates that can be configured by customizing the interconnect according to a netlist
- □ FPGAs can (and are) reconfigured even after installed in the end user site
- Contrast to gate arrays that can't be reconfigured in the field
  - ASIC
  - Erasable programmable read-only memory (EPROM)
    - ☐ Peel back a sticker, expose to UV
  - Electronically-erasable programmable read-only memory (EEPROM)
    - □ Could be rewritten in the field but it's memory, not logic




### Feature comparison

5

- □ Logic cells (not "real" like 60W light bulbs aren't "real")
- □ Configurable Logic Blocks
- Block RAM
- □ Digital Signal Processing slices
- Advanced features

ECE 351 Verilog and FPGA Design




5


## A "logic cell"


6


- "...the logical equivalent of a classic four-input Lookup Up Table and a flip-flop."
- □ 4-input LUT abbreviated as 4LUT. Many other numbers of inputs in commercial products.
  - A 4LUT can implement (and optionally store) any 4-variable logic function




ECE 351 Verilog and FPGA Design











\_

#### 10 Configurable Logic Blocks (CLBs) Table 1-2: Artix-7 FPGA CLB Resources Shift 6-input Distributed RAM Device Slices<sup>(1)</sup> SLICEL SLICEM Register Flip-Flops LUTs (Kb) (Kb) 7A12T 2,000(2) 1,316 684 8,000 171 16,000 7A15T 2,600<sup>(2)</sup> 1,800 800 10,400 200 100 20,800 7A25T 3,650 2,400 1,250 14,600 313 156 29,200 5,200<sup>(2)</sup> 41,600 7A35T 3,600 20,800 400 200 1,600 7A50T 8,150 2,400 32,600 600 65,200 11,800<sup>(2)</sup> 7A75T 8,232 3,568 47,200 892 446 94,400 7A100T 15,850 11,100 4,750 63,400 594 126,800 1,188 7A200T 33,650 22,100 11,550 134,600 1,444 269,200 1. Each 7 series FPGA slice contains four LUTs and eight flip-flops; only SLICEMs can use their LUTs as distributed RAM or SRLs. 2. Number of slices corresponding to the number of LUTs and flip-flops supported in the device. 7 Series FPGAs CLB User Guide UG474 (v1.8) September 27, 2016 -- ug474\_7Series\_CLB.pdf Portland State ECE 351 Verilog and FPGA Design






Block RAM

- □ A block of RAM regionally separated from logic blocks
- ☐ 36 kbit blocks in 7-series Xilinx FPGAs.
- □ 2x (72kb) and 1/2x (18 kb) with special properties
- ☐ True dual port, simple dual port, single port...
- □ "Widths greater than 16 bits should use block RAM, if available." (ug474)
  - Good advice but up to 72-bit width is possible
- ☐ Like distributed RAM, to your benefit to stick within bit size, width, port limitations to maximize performance
  - Less important if FPGA is an ASIC prototype vs. final device

ECE 351 Verilog and FPGA Design



13

# Digital signal processing (DSP) slices

14





Figure 1-1: Basic DSP48E1 Slice Functionality


- □ "DSP applications use many binary multipliers and accumulators that are best implemented in dedicated DSP slices."
- Example features:
  - 25 × 18 two's-complement multiplier
  - 48-bit accumulator



#### Advanced features

15

- □ Popular pre-made functions: CMTs, PCIe, GTP, XADC ...
- □ Complete pre-made CPUs
  - Microblaze, picoblaze CPU cores are defined in software, "soft"
  - ARM core(s) in Zyng are "hard"
- □ "Slices" vs. "blocks" vs. "cores"
  - Slices are the most fundamental component in an FPGA
    - □ Probably have >>1 "logic cell"
    - □ Form the "FPGA fabric"
  - Blocks are monolithic and often unique
  - Cores are advanced unique functions (e.g., UART controller)
  - Block/core somewhat interchangeable



ECE 351 Verilog and FPGA Design

15

16

## Review Roy's Homework #3 solution

Write\_up: ece351sp21 hw3 release r1\_0\docs\hw3 write\_up.pdf

Solution: ..\..\assignments\hw3\hdl
Results: ..\..\assignments\hw3\results



#### Introduction to Xilinx Vivado


#### Sources:


- FPGA design flow using Vivado workshop, Xilinx Corp.
- ECE 540 lecture notes by Brian Cruickshank
- ECE 540 lecture notes by Roy K. and David B.


ECE 351 Verilog and FPGA Design



17







#### Who should use Vivado?

22


- ☐ Designers needing an interactive design approach
  - Analysis and area constraints to drive place & route
- Challenging designs
  - Large devices, complex constraints, and high device utilization
  - Advantages are also seen with small devices
- Designs experiencing implementation issues
  - Performance, capacity, run time, and repeatability
- Designs requiring implementation control
  - Users looking for options other than just a pushbutton flow
  - Visualize design issues from many aspects
  - Block-based design constraints
- ☐ Designs targeting the 7-Series (or newer) devices


ECE 351 Verilog and FPGA Design

© Copyright 2018 Xilinx

Portland State

22





Vivado design flow

System Planning and HDL Design

Weritog / VHDL
System Verilog / VHDL
System Verilog / VHDL
System Verilog / VHDL
System Verilog / VHDL
System Verilog

Worting / Verilog / VHDL
System Verilog

Worting / Verilog / VHDL
System Verilog

Worting / Verilog /

Robust Tcl APICommon data model throughout the flow

Apply constraints at any

Interactive IP plug-n-play

AXI4, IP\_XACTCommon constraint language(XDC) throughout flow

Reporting at any stage

environment

stage

"In memory" model improves speed

Generate reports at all stages

Save checkpoint designs at any stage

Netlist, constraints, place and route results


ECE 351 Verilog and FPGA Design

© Copyright 2018 Xilinx


Portland State


25


25





# 27 What is a netlist? A Netlist is a description of your design Consists of cells, pins, port and nets Cells are design objects □ Instances of user modules/entities ☐ Instances of library Basic Elements (BELs) LUTs, FF, RAMs, DSP cells, etc... ☐ Generic technology representations of hardware functions □ Black boxes Pins are connection points on cells Ports are the top level ports of your design Nets make connections between pins and from pins to ports Portland State ECE 351 Verilog and FPGA Design © Copyright 2018 Xilinx























Open Elaborated design
 Report Methodology
 Report DRC
 Report Noise
 Schematic
 Schematics
 Schematics
 No optimization, just reading RTL

37

ECE 351 Verilog and FPGA Design

37


Portland State

## Vivado synthesis

38

- Run Synthesis
- Open Synthesized Design
  - Constraints Wizard
  - Edit Timing Constraints
  - Set Up Debug
  - Report Timing Summary
  - Report Clock Networks
  - Report Clock Interaction
  - Report Methodology
  - Report DRC
  - Report Noise
  - Report Utilization
  - Report Power
  - Schematic

ECE 351 Verilog and FPGA Design




38


# Schematics at Vivado synthesis level

39

- Schematics are mapped to a netlist
  - A netlist is a Verilog netlist mapping to LUT cells, Carry Logic, DSP, RAMs, Ios, clock circuits, etc standard elements in the FPGA.
  - No behavioral code is left.
    - □ No always blocks. No functions. No ternary operators.
- Schematics/netlist is optimized for timing
  - Serial constructs will be made parallel for area or timing
    - For example, XOR parity structure can be made into a tree instead of xoring each bit in series
- But it is optimized with no physical knowledge
  - Net timing is only approximated
- You can write\_verilog from TCL console







## Vivado implementation

42

- □ Run Implementation
- □ Open Implemented Design
  - Constraints Wizard
  - Edit Timing Constraints
  - Report Timing Summary
  - Report Clock Networks
  - Report Clock Interaction
  - Report Methodology
  - Report DRC
  - Report Noise
  - Report Utilization
  - Report Power
  - Schematic

Portland State

ECE 351 Verilog and FPGA Design


42


## Implementation

43

- Maps the LUTs, SRAMs, I/O's, etc. to physical locations on the desired FPGA
- □ Nets are mapped to global, section, local nets
- □ Real net delays are used.
- Locations of components are moved around to improve timing
- □ Nets are split, re-driven
- ☐ Iteration happens on the worst paths until nothing more can be improved.
  - Sometimes only the worst is optimized (WNS based), sometimes all paths down to passing is optimized (TNS based)
- □ Different settings to trade-off runtime, area, performance

Portland State







Vivado project: C:\Users\roykr\psuproj\ece351sp21\pmodssd\_demo

ECE 351 Verilog and FPGA Design



46

#### **Next Time**

47

- □ Topics (last lecture):
  - JTAG, SoC's, etc.
    - Review for final exam (incl. trying to answer D2L questions)
    - Catch-up, wrap-up
- You should:
  - Be working on your HW #4 you only have a week
  - Add your questions for the final review class meeting (03-Jun) to the Discussion forum in Ask the Instructor/For the final review
- Homework, projects and quizzes
  - Homework #4 has been released
    - $\hfill\Box$  Due to D2L by 10:00 PM on 02-Jun. No late assignments accepted after Noon on Thu, 03-Jun
- ☐ Final exam scheduled for Mon 07-Jun from 10:15 AM 12:05 PM
  - Poll: Should I increase the final exam time to 10:15 AM 12:45 PM?
  - Extra credit opportunity: Submit final exam questions/solutions to D2L by 10:00 PM on Friday, 04-Jun (up to 8 points added to your midterm exam score)

ECE 351 Verilog and FPGA Design

