ECE 351 Verilog and FPGA Design

Week 9_2: Serial communications (wrap-up)

FPGA overview

Introduction to Xilinx Vivado (if time)

Roy Kravitz

Electrical and Computer Engineering Department

Maseeh College of Engineering and Computer Science


1

2

Midterm Exam Statistics

High: > 100 (tops at 100) Low: < 55 (several)

Average: 81.25 Median: 84 Std Dev: ~15%



Extra credit opportunity (up to 5 pts added to your midterm exam score): Email final exam questions/solution to me by 10:00 PM on Fri, 04-Jun


• I will post the "rules" in Announcements





Serial Communication (wrap-up)

ECE 351 Verilog and FPGA Design



3

Review: Serial Communication (cont'd)



Figure 12.1 Transmission of a byte.

- □ Serial line is 1 when idle
- ☐ Transmission starts with a 1->0 transition called the start bit followed by 6, 7, or 8 data bits and an optional parity bit (odd, even, or none)
 - ex: Odd parity- parity bit set to 0 when data bits have an odd number of 1's
- ☐ Transmission ends with a 1, 1.5, or 2 stop bits
- □ LSB (least significant bit) of data is transmitted first
- □ No separate clock receiver uses *oversampling* scheme to retrieve/recover the data bits Portland State

ECE 351 Verilog and FPGA Design

Source: FPGA Prototyping by SystemVerilog Examples by Pong Chu

Review: Oversampling procedure


5


- Oversampling => sampling each serial bit multiple times and captures the value ~ ½ way through the bit time
 - Most commonly used sampling rate is 16x the baud rate (number of bits per second)
- □ Works as follows (sampling rate 16x, N data bits, M stop bits):
 - Wait until the incoming signal is 0 (beginning of start bit) and start the sampling "tick counter"
 - When the sampling tick counter reaches 7 (middle point of start bit) clear the counter to 0 and restart
 - When the tick counter reaches 15 (the middle of the first data bit) shift the value of the data bit into a register and restart the tick counter
 - 4. Repeat Step 3 N-1 more times to retrieve the remaining data bits
 - 5. If the optional parity bits is used repeat step 3 one time to obtain the parity bit
 - 6. Repeat Step 3 M more times to obtain the stop bit(s)


ECE 351 Verilog and FPGA Design



5







Questions about Homework #4

Write-up: ece351sp21 hw4 release r1 1\docs\ece351sp21 hw4.pdf

ECE 351 Verilog and FPGA Design




10

9

FPGA Overview

Sources:

• ECE 540 lecture notes by David B. and Roy K.



Field-programmable gate array (FPGA)


- 11
- A "gate array" is just what it says...an array of logic gates that can be configured by customizing the interconnect according to a netlist
- □ FPGAs can (and are) reconfigured even after installed in the end user site
- Contrast to gate arrays that can't be reconfigured in the field
 - ASIC
 - Erasable programmable read-only memory (EPROM)
 - □ Peel back a sticker, expose to UV
 - Electronically-erasable programmable read-only memory (EEPROM)
 - □ Could be rewritten in the field but it's memory, not logic


Portland State


ECE 351 Verilog and FPGA Design

11

12 Programmable logic controllers (PLCs) Close but not quite "field" programmable; only logic **GAL22V10** Lattice VANTIS High Performance E2CMOS PLD Functional Block Diagram HIGH PERFORMANCE E*CMOS* TECHNOLOGY — 4 ns Maximum Propagation Delay — Fmax = 250 MHz — 3.5 ns Maximum from Clock Input to Data Output — UltraMOS* Advanced CMOS Technology ACTIVE PULL-UPS ON ALL PINS 10-00 COMPATIBLE WITH STANDARD 22V10 DEVICES — Fully Function/Fuse-Map/Parametric Compatib with Bipolar and UVCMOS 22V10 Devices **Device Programming** with Bipolar and OVEMOS 22V10 Devices 0% to 75% REDUCTION IN POWER VERSUS BIPOLAR - 90mA Typical Icc on Low Power Device - 45mA Typical Icc on Quarter Power Device GAL devices are programmed using a Lattice Semiconductor-approved Logic Programmer, available from a number of manu-facturers (see the the GAL Development Tools section). Com- -- 45mA Typical Icc on Quarter Power Device F CELL TeCHNOLOGY -- Reconfigurable Logic -- Reprogrammable Cells -- 100% Tested/100% Yields -- High Speed Electrical Erasure (<100ms) -- 20 Year Data Rotention plete programming of the device takes only a few seconds. Erasing of the device is transparent to the user, and is done automatically as part of the programming cycle. TEN OUTPUT LOGIC MACROCELLS — Maximum Flexibility for Complex Logic Designs PRELOAD AND POWER-ON RESET OF REGISTERS — 100% Functional Testability - 100% Functional Testability - APPLICATIONS INCLUDE: - DMA Control - State Machine Control - High Speed Graphics Processing - Standard Logic Speed Upgrade - ELECTRONIC SIGNATURE FOR IDENTIFICATION Portland State ECE 351 Verilog and FPGA Design







"Pinout Planning"

16

□ "The best approach is to let the tools choose the I/O locations based on the FPGA requirements. Results can be adjusted if necessary for board layout considerations. The timing constraints should be set so that the tools can choose optimal placement for the design requirements."

...but if you can't

ECE 351 Verilog and FPGA Design

Portland State

7 Series FPGAs CLB User Guide UG474 (v1.8) September 27, 2016 -- ug474_7Series_CLB.

Specifying constraints


17

XDC Constraints XDC constraints are a combination of:

- Industry standard Synopsys Design Constraints (SDC), and
- Xilinx proprietary physical constraints
- □ XDC constraints have the following properties:
 - They are not simple strings but are commands that follow the Tcl semantic.
 - They can be interpreted like any other Tcl command by the Vivado Tcl interpreter.
 - They are read in and parsed sequentially the same as other Tcl commands.

Nexys A7 constraints file (for PmodSSD demo): nexysA7fpga.xdc

ECE 351 Verilog and FPGA Design




18


17


Xilinx FPGA families Table 1: 7 Series Families Comparison Max. Capability Logic Cells Block RAM⁽¹⁾ Spartan-7 Artix-7 Kintex-7 Virtex-7 13 Mb DSP Slices 3,600 Transceivers 6.6 Gb/s 12.5 Gb/s 28.05 Gb/s x8 Gen2 PCIe Interface 800 Mb/s 1,066 Mb/s 1,866 Mb/s 1,866 Mb/s 500 1.2V-3.3V 500 1.2V-3.3V 1,200 1.2V-3.3V 1.2V-3.3V Low-Cost, Wire-Bond Bare-Die Flip-Chip are-Die Flip-Chip and Hig Performance Flip-Chip Low-Cost, Wire-Bond Package Options Artix-7 FPGA Feature Summary Table 4: Artix-7 FPGA Feature Summary by Device Max Distributed RAM (Kb) 18 Kb 36 Kb (Kb) 720


https://www.xilinx.com/support/documentation/data_sheets/ds180_7Series_Overview.pdf

1,800











Lookup table						22
Lookup table	Α	В		D	Q	
	0	0	0	0		
	0	0	0	1		
	0	0	1	0		
	0 0 1 1 0 0					
	0	1	0	1		
	0	1	1	0		You program Q
	0	1	1	1		column, store in
	1	0	0	0		local SRAM
	1	0	0	1		
	1	0	1	0		
	1	0	1	1		
	1	1	0	0		
	1	1	0	1		
	1	1	1	0		
ECE 351 Verilog and FPGA Design	1	1	1	1		Portland State
J	1	Т	1	1		UNIVERSITY





Configurable Logic Blocks (CLBs)

25


Device	Slices ⁽¹⁾	SLICEL	SLICEM	6-input LUTs	Distributed RAM (Kb)	Shift Register (Kb)	Flip-Flops
7A12T	2,000 ⁽²⁾	1,316	684	8,000	171	86	16,000
7A15T	2,600 ⁽²⁾	1,800	800	10,400	200	100	20,800
7A25T	3,650	2,400	1,250	14,600	313	156	29,200
7A35T	5,200 ⁽²⁾	3,600	1,600	20,800	400	200	41,600
7A50T	8,150	5,750	2,400	32,600	600	300	65,200
7A75T	11,800 ⁽²⁾	8,232	3,568	47,200	892	446	94,400
7A100T	15,850	11,100	4,750	63,400	1,188	594	126,800
7A200T	33,650	22,100	11,550	134,600	2,888	1,444	269,200

Notes


- $1. \ \ Each \ 7 \ series \ FPGA \ slice \ contains four \ LUTs \ and \ eight \ flip-flops; only \ SLICEMs \ can use their \ LUTs \ as \ distributed \ RAM \ or \ SRLs.$
- $2. \ \ Number of slices corresponding to the number of LUTs and flip-flops supported in the device.$

7 Series FPGAs CLB User Guide UG474 (v1.8) September 27, 2016 -- ug474_7Series_CLB.pdf

ECE 351 Verilog and FPGA Design



25



Distributed RAM (SLICEM only)

27

□ Faster in-slice memory

RAM	Description	Primitive	Number of LUTs	
32 x 1S	Single port	RAM32X1S	1	
32 x 1D	Dual port	RAM32X1D	2	
32 x 2Q	Quad port	RAM32M	4	
32 x 6SDP	Simple dual port	RAM32M	4	
64 x 1S	Single port	RAM64X1S	1	
64 x 1D	Dual port	RAM64X1D	2	
64 x 1Q	Quad port	RAM64M	4	
64 x 3SDP	Simple dual port	RAM64M	4	
128 x 1S	Single port	RAM128X1S	2	
128 x 1D	Dual port	RAM128X1D	4	
256 x 1S	Single port	RAM256X1S	4	

7 Series FPGAs CLB User Guide UG474 (v1.8) September 27, 2016 -- ug474_7Series_CLB.pdf

- Ports depend on what needs to access memory and when
- ☐ Keep within RAM sizes to take advantage of speed benefits!
- "... read and write operations each have an associated address bus ... [t]his means that the read and write operations can be performed simultaneously."
 - The Design Warrior's Guide to FPGAs by Clive "Max" Maxfield, Elsevier, 2004

ECE 351 Verilog and FPGA Design



27

Block **RAM**

28

- □ A block of RAM regionally separated from logic blocks
- ☐ 36 kbit blocks in 7-series Xilinx FPGAs
- □ 2x (72kb) and 1/2x (18 kb) with special properties
- ☐ True dual port, simple dual port, single port...
- "Widths greater than 16 bits should use block RAM, if available." (ug474)
 - Good advice but up to 72-bit width is possible
- ☐ Like distributed RAM, to your benefit to stick within bit size, width, port limitations to maximize performance
 - Less important if FPGA is an ASIC prototype vs. final device



Digital signal processing (DSP) slices

29




Figure 1-1: Basic DSP48E1 Slice Functionality

- □ "DSP applications use many binary multipliers and accumulators that are best implemented in dedicated DSP slices."
- Example features:
 - 25 × 18 two's-complement multiplier
 - 48-bit accumulator

ECE 351 Verilog and FPGA Design



29

Advanced features

30

- □ Popular pre-made functions: CMTs, PCIe, GTP, XADC ...
- □ Complete pre-made CPUs
 - Microblaze, picoblaze CPU cores are defined in software, "soft"
 - ARM core(s) in Zynq are "hard"
- □ "Slices" vs. "blocks" vs. "cores"
 - Slices are the most fundamental component in an FPGA
 - □ Probably have >>1 "logic cell"
 - ☐ Form the "FPGA fabric"
 - Blocks are monolithic and often unique
 - Cores are advanced unique functions (e.g., UART controller)
 - Block/core somewhat interchangeable


Portland State

Introduction to Xilinx Vivado


Sources:


- FPGA design flow using Vivado workshop, Xilinx Corp.
- ECE 540 lecture notes by Brian Cruickshank
- ECE 540 lecture notes by Roy K. and David B.


ECE 351 Verilog and FPGA Design



31







Who should use Vivado?

36


- ☐ Designers needing an interactive design approach
 - Analysis and area constraints to drive place & route
- Challenging designs
 - Large devices, complex constraints, and high device utilization
 - Advantages are also seen with small devices
- Designs experiencing implementation issues
 - Performance, capacity, run time, and repeatability
- Designs requiring implementation control
 - Users looking for options other than just a pushbutton flow
 - Visualize design issues from many aspects
 - Block-based design constraints
- ☐ Designs targeting the 7-Series (or newer) devices


ECE 351 Verilog and FPGA Design

© Copyright 2018 Xilinx

Portland State

36






Vivado design flow


39


- Interactive IP plug-n-play environment
 - AXI4, IP_XACT
- Common constraint language (XDC) throughout flow
 - Apply constraints at any stage
- Reporting at any stage
 - Robust Tcl API
- Common data model throughout the flow
 - "In memory" model improves speed
 - Generate reports at all stages
- Save checkpoint designs at any stage
 - Netlist, constraints, place and route results

ECE 351 Verilog and FPGA Design


© Copyright 2018 Xilinx











41 What is a Netlist? A Netlist is a description of your design Consists of cells, pins, port and nets Cells are design objects □ Instances of user modules/entities ☐ Instances of library Basic Elements (BELs) LUTs, FF, RAMs, DSP cells, etc... ☐ Generic technology representations of hardware functions □ Black boxes Pins are connection points on cells Ports are the top level ports of your design Nets make connections between pins and from pins to ports Portland State ECE 351 Verilog and FPGA Design © Copyright 2018 Xilinx
























-




Vivado synthesis

52

- Run Synthesis
- □ Open Synthesized Design
 - Constraints Wizard
 - Edit Timing Constraints
 - Set Up Debug
 - Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
 - Report Methodology
 - Report DRC
 - Report Noise
 - Report Utilization
 - Report Power
 - Schematic

ECE 351 Verilog and FPGA Design





52


Schematics at Vivado synthesis level

53

- Schematics are mapped to a netlist
 - A netlist is a Verilog netlist mapping to LUT cells, Carry Logic, DSP, RAMs, Ios, clock circuits, etc standard elements in the FPGA.
 - No behavioral code is left.
 - □ No always blocks. No functions. No ternary operators.
- Schematics/netlist is optimized for timing
 - Serial constructs will be made parallel for area or timing
 - ☐ For example, XOR parity structure can be made into a tree instead of xoring each bit in series
- But it is optimized with no physical knowledge
 - Net timing is only approximated
- You can write_verilog from TCL console







Vivado implementation

56

- □ Run Implementation
- □ Open Implemented Design
 - Constraints Wizard
 - Edit Timing Constraints
 - Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
 - Report Methodology
 - Report DRC
 - Report Noise
 - Report Utilization
 - Report Power
 - Schematic

ECE 351 Verilog and FPGA Design




56


Implementation

57

- Maps the LUTs, SRAMs, I/O's, etc. to physical locations on the desired FPGA
- □ Nets are mapped to global, section, local nets
- □ Real net delays are used.
- Locations of components are moved around to improve timing
- Nets are split, re-driven
- ☐ Iteration happens on the worst paths until nothing more can be improved.
 - Sometimes only the worst is optimized (WNS based), sometimes all paths down to passing is optimized (TNS based)
- □ Different settings to trade-off runtime, area, performance

Portland State





60 **Next Time** □ Topics: FPGA Introduction (wrap-up Introduction to Vivado Review my HW #3 solution (incl. PmodSSD Nexys A7 demo) JTAG, SoC's, etc. ☐ You should: Be working on your HW #4 – you only have a week Add your questions for the final review class meeting (03-Jun) to the Discussion forum in Ask the Instructor/For the final review ☐ Homework, projects and quizzes Homework #4 has been released Due to D2L by 10:00 PM on 02-Jun. No late assignments accepted after Noon on Thu, 03-Jun Final exam scheduled for Mon 07-Jun from 10:15 AM - 12:05 PM Poll: Should I increase the final exam time to 10:15 AM - 12:45 PM? Extra credit opportunity: Submit final exam questions/solutions to D2L by 10:00 PM on Friday, 04-Jun (up to 8 points added to your midterm exam score)
ECE 351 Verilog and FPGA Design Portland State