

# ECE 351

## Verilog and FPGA Design

---

**Week 9\_2:    Serial communications (wrap-up)**  
**FPGA overview**  
**Introduction to Xilinx Vivado (if time)**

Roy Kravitz  
Electrical and Computer Engineering Department  
Maseeh College of Engineering and Computer Science


1

2

## Midterm Exam Statistics

High:            > 100 (tops at 100)  
Low:            < 55 (several)  
Average:       81.25  
Median:        84  
Std Dev:        ~15%

Grade Distribution



Extra credit opportunity (up to 5 pts added to your midterm exam score): Email final exam questions/solution to me by 10:00 PM on Fri, 04-Jun

- I will post the "rules" in Announcements

2

## Serial Communication (wrap-up)

## Review: Serial Communication (cont'd)




Figure 12.1 Transmission of a byte.


- Serial line is 1 when idle
- Transmission starts with a 1->0 transition called the **start bit** followed by 6, 7, or 8 **data bits** and an optional **parity bit** (odd, even, or none)
  - ex: Odd parity- parity bit set to 0 when data bits have an odd number of 1's
- Transmission ends with a 1, 1.5, or 2 stop bits
- LSB (least significant bit) of data is transmitted first
- No separate clock – receiver uses *oversampling* scheme to retrieve/recover the data bits

## Review: Oversampling procedure

5

- Oversampling => sampling each serial bit multiple times and captures the value  $\sim \frac{1}{2}$  way through the bit time
  - Most commonly used sampling rate is 16x the **baud rate** (number of bits per second)
- Works as follows (sampling rate 16x, N data bits, M stop bits):
  1. Wait until the incoming signal is 0 (beginning of start bit) and start the sampling "tick counter"
  2. When the sampling tick counter reaches 7 (middle point of start bit) clear the counter to 0 and restart
  3. When the tick counter reaches 15 (the middle of the first data bit) shift the value of the data bit into a register and restart the tick counter
  4. Repeat Step 3 N-1 more times to retrieve the remaining data bits
  5. If the optional parity bits is used repeat step 3 one time to obtain the parity bit
  6. Repeat Step 3 M more times to obtain the stop bit(s)

ECE 351 Verilog and FPGA Design



5

## UART block diagram

6





Figure 12.2 Block diagram of a complete UART.

- **Baud rate generator** – generates sampling signal that is 16x the UART's designated baud rate
- **Receiver** – obtains the data byte from the serial line via oversampling
- **Transmitter** – shifts the bits in a data byte out one bit at a time at the specified rate
- **FIFO** – Provide buffers for transmitted and received data for the CPU. Allows CPU to process a *burst* of data

ECE 351 Verilog and FPGA Design




Source: FPGA Prototyping by SystemVerilog Examples by Pong Chu

6


## UART serial receiver FSMD

7



Source: [..\..\assignments\hw4\hdl\prob1\hdl\uart\\_rx.sv](..\..\assignments\hw4\hdl\prob1\hdl\uart_rx.sv)


ECE 351 Verilog and FPGA Design




7

## UART serial transmitter FSMD

8



ECE 351 Verilog and FPGA Design



8

---

## Questions about Homework #4

Write-up: [ece351sp21\\_hw4\\_release\\_r1\\_1/docs/ece351sp21\\_hw4.pdf](https://ece351sp21_hw4_release_r1_1/docs/ece351sp21_hw4.pdf)

---

## FPGA Overview

Sources:

- ECE 540 lecture notes by David B. and Roy K.

## Field-programmable gate array (FPGA)

11

- A "gate array" is just what it says...an array of logic gates that can be configured by customizing the interconnect according to a netlist
- FPGAs can (and are) reconfigured even after installed in the end user site
- Contrast to gate arrays that can't be reconfigured in the field
  - ASIC
  - Erasable programmable read-only memory (EPROM)
    - Peel back a sticker, expose to UV
  - Electronically-erasable programmable read-only memory (EEPROM)
    - Could be rewritten in the field but it's memory, not logic

11


## Programmable logic controllers (PLCs)

12

- Close but not quite "field" programmable; only logic



### **GAL22V10** High Performance E<sup>2</sup>CMOS PLD Generic Array Logic™

Features	Functional Block Diagram
<ul style="list-style-type: none"> <li>• HIGH PERFORMANCE E<sup>2</sup>CMOS™ TECHNOLOGY                             <ul style="list-style-type: none"> <li>— 4 ns Maximum Propagation Delay</li> <li>— <math>t_{\text{max}} = 250 \text{ MHz}</math></li> <li>— 3.5 ns Maximum from Clock Input to Data Output</li> <li>— UltraMOS® Advanced CMOS Technology</li> </ul> </li> <li>• ACTIVE PULL-UPS ON ALL PINS</li> <li>• COMPATIBLE WITH STANDARD 22V10 DEVICES                             <ul style="list-style-type: none"> <li>— Fully Function/Fuse-Map/Parametric Compatible with Bipolar and U<sup>2</sup>CMOS 22V10 Devices</li> </ul> </li> <li>• 50% to 75% REDUCTION IN POWER VERSUS BIPOLAR                             <ul style="list-style-type: none"> <li>— 90mA Typical <math>I_{\text{cc}}</math> on Low Power Device</li> <li>— 45mA Typical <math>I_{\text{cc}}</math> on Quarter Power Device</li> </ul> </li> <li>• E<sup>2</sup> CELL TECHNOLOGY                             <ul style="list-style-type: none"> <li>— Reconfigurable Logic</li> <li>— Reprogrammable Cells</li> <li>— 100% Tested/100% Yields</li> <li>— High Speed Electrical Erasure (&lt;100ms)</li> <li>— 20 Year Data Retention</li> </ul> </li> <li>• TEN OUTPUT LOGIC MACROCELLS                             <ul style="list-style-type: none"> <li>— Maximum Flexibility for Complex Logic Designs</li> </ul> </li> <li>• PRELOAD AND POWER-ON RESET OF REGISTERS                             <ul style="list-style-type: none"> <li>— 100% Functional Testability</li> </ul> </li> <li>• APPLICATIONS INCLUDE:                             <ul style="list-style-type: none"> <li>— DMA Control</li> <li>— State Machine Control</li> <li>— High Speed Graphics Processing</li> <li>— Standard Logic Speed Upgrade</li> </ul> </li> <li>• ELECTRONIC SIGNATURE FOR IDENTIFICATION</li> </ul>	

### Device Programming

GAL devices are programmed using a Lattice Semiconductor approved Logic Programmer, available from a number of manufacturers (see the GAL Development Tools section). Complete programming of the device takes only a few seconds. Erasing of the device is transparent to the user, and is done automatically as part of the programming cycle.

12

## 13




Portland State  
UNIVERSITY

13

## 14

Figure 4-9: CS/CSG324 and CS/CSG325 Wire-Bond Chip-Scale BGA Package Specifications for Artix-7 FPGAs



Portland State  
UNIVERSITY

- 0.8 mm  $\approx$  31.5 mil = 0.0315"
- ("Basic Spacing between Centers")
- Typical PCB manufacturing
  - 0.004" trace/space (\$\$\$)
  - <https://www.sunstone.com/pcb-products/pcb-manufacturing/pcbpro-full-feature>
  - Fit, at most, 3 wires between solder balls
- Solder composition given

14

## Multi-function pins

15




Figure 3-49: CS324 and CSG324 Packages—XC7A15T, XC7A35T, XC7A50T, XC7A75T, and XC7A100T  
CSG324 Packages (only)—XA7A15T, XA7A35T, XA7A50T, XA7A75T, and XA7A100T Pinout Diagram

[https://www.xilinx.com/support/documentation/user\\_guides/ug475\\_7Series\\_Pkg\\_Pinout.pdf](https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf)

ECE 351 Verilog and FPGA Design



15

## "Pinout Planning"


16

- "The best approach is to let the tools choose the I/O locations based on the FPGA requirements. Results can be adjusted if necessary for board layout considerations. The timing constraints should be set so that the tools can choose optimal placement for the design requirements."

...but if you can't

ECE 351 Verilog and FPGA Design

7 Series FPGAs CLB User Guide UG474 (v1.8) September 27, 2016 -- ug474\_7Series\_CLB.pdf



16



## Specifying constraints

17

XDC Constraints XDC constraints are a combination of:

- Industry standard Synopsys Design Constraints (SDC), and
- Xilinx proprietary physical constraints
- XDC constraints have the following properties:
  - They are not simple strings but are commands that follow the Tcl semantic.
  - They can be interpreted like any other Tcl command by the Vivado Tcl interpreter.
  - They are read in and parsed sequentially the same as other Tcl commands.

Nexys A7 constraints file (for PmodSSD demo): [nexysA7fpga.xdc](#)

17

## Xilinx FPGA families

18

Table 1: 7 Series Families Comparison

Max. Capability	Spartan-7	Artix-7	Kintex-7	Virtex-7
Logic Cells	102K	215K	478K	1,955K
Block RAM <sup>(1)</sup>	4.2 Mb	13 Mb	34 Mb	68 Mb
DSP Slices	160	740	1,920	3,600
DSP Performance <sup>(2)</sup>	176 GMAC/s	929 GMAC/s	2,845 GMAC/s	5,335 GMAC/s
MicroBlaze CPU <sup>(3)</sup>	260 DMIPs	303 DMIPs	438 DMIPs	441 DMIPs
Transceivers	—	16	32	96
Transceiver Speed	—	6.6 Gb/s	12.5 Gb/s	28.05 Gb/s
Serial Bandwidth	—	211 Gb/s	800 Gb/s	2,784 Gb/s
PCIe Interface	—	x4 Gen2	x8 Gen2	x8 Gen3
Memory Interface	800 Mb/s	1,066 Mb/s	1,866 Mb/s	1,866 Mb/s
I/O Pins	400	500	500	1,200
I/O Voltage	1.2V–3.3V	1.2V–3.3V	1.2V–3.3V	1.2V–3.3V
Package Options	Low-Cost, Wire-Bond	Low-Cost, Wire-Bond, Bare-Die Flip-Chip	Bare-Die Flip-Chip and High-Performance Flip-Chip	Highest Performance Flip-Chip

Artix-7 FPGA Feature Summary

Table 4: Artix-7 FPGA Feature Summary by Device


Device	Logic Cells	Configurable Logic Blocks (CLBs)		DSP48E1 Slices <sup>(1)</sup>	Block RAM Blocks <sup>(2)</sup>			CMTs <sup>(3)</sup>	PCIe <sup>(4)</sup>	GTPs	XADC Blocks	Total I/O Banks <sup>(5)</sup>	Max User I/O <sup>(7)</sup>
		Slices <sup>(1)</sup>	Max Distributed RAM (Kb)		18 Kb	36 Kb	Max (Kb)						
XC7A12T	12,800	2,000	171	40	40	20	720	3	1	2	1	3	150
XC7A15T	16,840	2,800	200	45	50	25	900	5	1	4	1	5	250
XC7A25T	23,360	3,650	313	80	90	45	1,620	3	1	4	1	3	150
XC7A35T	33,280	5,200	400	90	100	50	1,800	5	1	4	1	5	250
XC7A50T	52,160	8,150	600	120	150	75	2,700	5	1	4	1	5	250
XC7A75T	75,520	11,800	852	180	210	105	3,780	6	1	8	1	6	300
XC7A100T	101,440	15,850	1,188	240	270	135	4,860	6	1	8	1	6	300
XC7A200T	215,360	33,650	2,368	740	750	365	13,140	10	1	16	1	10	500

[https://www.xilinx.com/support/documentation/data\\_sheets/ds180\\_7Series\\_Overview.pdf](https://www.xilinx.com/support/documentation/data_sheets/ds180_7Series_Overview.pdf)

18

## Documentation aplenty


19



Xilinx FPGA product selection guide:

<https://www.xilinx.com/support/documentation/selection-guides/7-series-product-selection-guide.pdf>

ECE 351 Verilog and FPGA Design




19

## \*\*\*Feature comparison

20

- ☐ Logic cells (not "real" like 60W light bulbs aren't "real")
- ☐ **C**onfigurable **L**ogic **B**locks
- ☐ **B**lock **R**AM
- ☐ **D**igital **S**ignal **P**rocessing slices
- ☐ Advanced features

ECE 351 Verilog and FPGA Design




20


## A "logic cell"

21

- "...the logical equivalent of a classic four-input **Lookup Up Table** and a flip-flop."
- 4-input LUT abbreviated as 4LUT. Many other numbers of inputs in commercial products.
  - A 4LUT can implement (and optionally store) any 4-variable logic function



ECE 351 Verilog and FPGA Design



21


## Lookup table

22

A	B	C	D	Q
0	0	0	0	
0	0	0	1	
0	0	1	0	
0	0	1	1	
0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	
1	0	0	0	
1	0	0	1	
1	0	1	0	
1	0	1	1	
1	1	0	0	
1	1	0	1	
1	1	1	0	
1	1	1	1	

You program Q column, store in local SRAM


ECE 351 Verilog and FPGA Design



22

## Hypothetical logic cell

23



**Figure 4-7. A simplified view of a Xilinx LC.**

The Design Warrior's Guide to FPGAs by Clive "Max" Maxfield, Elsevier, 2004


ECE 351 Verilog and FPGA Design




23

## Resource example: SLICEM

24



ECE 351 Verilog and FPGA Design



24

## Configurable Logic Blocks (CLBs)

25

Table 1-2: Artix-7 FPGA CLB Resources

Device	Slices <sup>(1)</sup>	SLICEL	SLICEM	6-input LUTs	Distributed RAM (Kb)	Shift Register (Kb)	Flip-Flops
7A12T	2,000 <sup>(2)</sup>	1,316	684	8,000	171	86	16,000
7A15T	2,600 <sup>(2)</sup>	1,800	800	10,400	200	100	20,800
7A25T	3,650	2,400	1,250	14,600	313	156	29,200
7A35T	5,200 <sup>(2)</sup>	3,600	1,600	20,800	400	200	41,600
7A50T	8,150	5,750	2,400	32,600	600	300	65,200
7A75T	11,800 <sup>(2)</sup>	8,232	3,568	47,200	892	446	94,400
7A100T	15,850	11,100	4,750	63,400	1,188	594	126,800
7A200T	33,650	22,100	11,550	134,600	2,888	1,444	269,200

**Notes:**

1. Each 7 series FPGA slice contains four LUTs and eight flip-flops; only SLICEMs can use their LUTs as distributed RAM or SRLs.
2. Number of slices corresponding to the number of LUTs and flip-flops supported in the device.

7 Series FPGAs CLB User Guide UG474 (v1.8) September 27, 2016 -- ug474\_7Series\_CLB.pdf

25

## Virtex FPGA clock speeds

26



Virtex UltraScale FPGAs Data Sheet: DC and AC Switching Characteristics

### Clock Buffers and Networks

Table 35: Clock Buffers Switching Characteristics

Symbol	Description	Speed Grades and V <sub>CCINT</sub> Operating Voltages				Units
		1.0V		0.95V		
		-3	-1H	-2	-1	
Global Clock Switching Characteristics (Including BUFGCTRL)						
F <sub>MAX</sub>	Maximum frequency of a global clock tree (BUFG)	850	725	725	630	MHz
Global Clock Buffer with Input Divide Capability (BUFGCE_DIV)						
F <sub>MAX</sub>	Maximum frequency of a global clock buffer with input divide capability (BUFGCE_DIV)	850	725	725	630	MHz
Global Clock Buffer with Clock Enable (BUFGCE)						
F <sub>MAX</sub>	Maximum frequency of a global clock buffer with clock enable (BUFGCE)	850	725	725	630	MHz
Leaf Clock Buffer with Clock Enable (BUFCE_LEAF)						
F <sub>MAX</sub>	Maximum frequency of a leaf clock buffer with clock enable (BUFCE_LEAF)	850	725	725	630	MHz
GTH/GTY Clock Buffer with Clock Enable and Clock Input Divide Capability (BUFG_GT)						
F <sub>MAX</sub>	Maximum frequency of a serial transceiver clock buffer with clock enable and clock input divide capability	512	512	512	512	MHz

850 MHz --> 1.17 ns

26

## Distributed RAM (SLICEM only)

27

- Faster in-slice memory

Table 2-3: Distributed RAM Configuration

RAM	Description	Primitive	Number of LUTs
32 x 1S	Single port	RAM32X1S	1
32 x 1D	Dual port	RAM32X1D	2
32 x 2Q	Quad port	RAM32M	4
32 x 6SDP	Simple dual port	RAM32M	4
64 x 1S	Single port	RAM64X1S	1
64 x 1D	Dual port	RAM64X1D	2
64 x 1Q	Quad port	RAM64M	4
64 x 3SDP	Simple dual port	RAM64M	4
128 x 1S	Single port	RAM128X1S	2
128 x 1D	Dual port	RAM128X1D	4
256 x 1S	Single port	RAM256X1S	4

7 Series FPGAs CLB User Guide UG474 (v1.8) September 27, 2016 -- ug474\_7Series\_CLB.pdf

- Ports depend on what needs to access memory and when
- Keep within RAM sizes to take advantage of speed benefits!
- "... read and write operations each have an associated address bus ... [t]his means that the read and write operations can be performed simultaneously."

■ The Design Warrior's Guide to FPGAs by Clive "Max" Maxfield, Elsevier, 2004

27

## Block RAM

28

- A block of RAM regionally separated from logic blocks
- 36 kbit blocks in 7-series Xilinx FPGAs
- 2x (72kb) and 1/2x (18 kb) with special properties
- True dual port, simple dual port, single port...
- "Widths greater than 16 bits should use block RAM, if available." (ug474)
  - Good advice but up to 72-bit width is possible
- Like distributed RAM, to your benefit to stick within bit size, width, port limitations to maximize performance
  - Less important if FPGA is an ASIC prototype vs. final device

28

## Digital signal processing (DSP) slices

29




Figure 1-1: Basic DSP48E1 Slice Functionality

- "DSP applications use many binary multipliers and accumulators that are best implemented in dedicated DSP slices."
- Example features:
  - $25 \times 18$  two's-complement multiplier
  - 48-bit accumulator

29

## Advanced features

30

- Popular pre-made functions: CMTs, PCIe, GTP, XADC ...
- Complete pre-made CPUs
  - Microblaze, picoblaze CPU cores are defined in software, "soft"
  - ARM core(s) in Zynq are "hard"
- "Slices" vs. "blocks" vs. "cores"
  - Slices are the most fundamental component in an FPGA
    - Probably have  $\gg 1$  "logic cell"
    - Form the "FPGA fabric"
  - Blocks are monolithic and often unique
  - Cores are advanced unique functions (e.g., UART controller)
  - Block/core somewhat interchangeable


30

## Introduction to Xilinx Vivado

Sources:

- FPGA design flow using Vivado workshop, Xilinx Corp.
- ECE 540 lecture notes by Brian Cruickshank
- ECE 540 lecture notes by Roy K. and David B.


## FPGA design flow





## Synthesis flow

34



ECE 351 Verilog and FPGA Design



34


## Vivado IDE solution

35

- ☐ Interactive design and analysis
  - Timing analysis, connectivity, resource utilization, timing constraint analysis, and entry
- ☐ RTL development and analysis
  - Elaboration of HDL
  - Hierarchical exploration
  - Schematic generation
- ☐ XSIM logic simulator integration
- ☐ Synthesis and implementation in one package
- ☐ I/O pin planning
  - Interactive rule-based I/O assignment

ECE 351 Verilog and FPGA Design

© Copyright 2018 Xilinx




35



## Project and non-project batch flows


38

- Vivado tools support two flows
  - Project based
  - Non-project batch
- Non-project batch flow
  - No project infrastructure
  - Tcl based
  - Can use GUI for visualization via the start\_gui command
  - Must manually create reports and checkpoints via commands
- Project-based flow
  - Project infrastructure is saved in \*.XPR file
  - Reports/state/runs/cross-probing is available
  - IDE GUI or Tcl script both available



ECE 351 Verilog and FPGA Design

© Copyright 2018 Xilinx




38

## Vivado design flow


39

- Interactive IP plug-n-play environment
  - AXI4, IP\_XACT
- Common constraint language (XDC) throughout flow
  - Apply constraints at any stage
- Reporting at any stage
  - Robust Tcl API
- Common data model throughout the flow
  - "In memory" model improves speed
  - Generate reports at all stages
- Save checkpoint designs at any stage
  - Netlist, constraints, place and route results



ECE 351 Verilog and FPGA Design

© Copyright 2018 Xilinx




39

## Design database

40

- Processes access the underlying database of your design
  - Each process operates on a netlist and will modify the netlist or create a new netlist
- Different netlists are used throughout the design process
  - Elaborated
  - Synthesized
  - Implemented



40


## What is a Netlist?

41

- A Netlist is a description of your design
  - Consists of cells, pins, port and nets
  - Cells are design objects
    - Instances of user modules/entities
    - Instances of library Basic Elements (BELs)
      - LUTs, FF, RAMs, DSP cells, etc...
    - Generic technology representations of hardware functions
    - Black boxes
  - Pins are connection points on cells
  - Ports are the top level ports of your design
  - Nets make connections between pins and from pins to ports

41

## 42



43


- © Copyright 2018 Xilinx

21

## Synthesized design

44

- Representation of the design after synthesis
  - Interconnected netlist of hierarchical and Basic Elements (BELs)
    - Instances of modules/entities
    - BELs
      - LUTs, flip-flops, carry chain elements, wide MUXes
      - Block RAMs, DSP cells
      - Clocking elements (BUFG, BUFR, MMCM, ...)
      - I/O elements (IBUF, OBUF, I/O flip-flops)
  - Object names are the same as names in the elaborated netlist when possible



ECE 351 Verilog and FPGA Design

© Copyright 2018 Xilinx




44

## Implemented design


45

- Representation of the design during and after the implementation process
  - Structurally similar to the Synthesized Design
  - Cells have locations, and nets are mapped to specific routing channels



ECE 351 Verilog and FPGA Design


© Copyright 2018 Xilinx



45

## Main Vivado screen

46



ECE 351 Verilog and FPGA Design




46

## TCL console

47

- Vivado also has a TCL console
- Very similar to Synopsys/Cadence commands
- There is a Tools->Xilinx TCL store with different options to help you with design and timing convergence

ECE 351 Verilog and FPGA Design




47


## Vivado flow stages

48

- ☐ Project Manager
- ☐ IP Integrator
- ☐ Simulation
- ☐ RTL Analysis
- ☐ Synthesis
- ☐ Implementation
- ☐ Program and Debug



ECE 351 Verilog and FPGA Design




48


## Vivado project manager

49

- ☐ Settings
- ☐ Add Sources
- ☐ Language Templates
- ☐ IP Catalog



ECE 351 Verilog and FPGA Design




49



## Vivado IP Integrator

50

- ☐ Create Block Design
- ☐ Open Block Design
- ☐ Generate Block Design



<https://reference.digilentinc.com/vivado/getting-started-with-ipi/2018.2>

ECE 351 Verilog and FPGA Design




50


## Vivado RTL analysis

51

- ☐ Open Elaborated design
  - ☒ Report Methodology
  - ☒ Report DRC
  - ☒ Report Noise
  - ☒ Schematic
- ☐ Schematics at RTL Analysis
  - ☒ No optimization, just reading RTL



ECE 351 Verilog and FPGA Design



51

## Vivado synthesis

52

- ☐ Run Synthesis
- ☐ Open Synthesized Design
  - Constraints Wizard
  - Edit Timing Constraints
  - Set Up Debug
  - Report Timing Summary
  - Report Clock Networks
  - Report Clock Interaction
  - Report Methodology
  - Report DRC
  - Report Noise
  - Report Utilization
  - Report Power
  - Schematic

ECE 351 Verilog and FPGA Design




52

## Schematics at Vivado synthesis level

53

- ☐ Schematics are mapped to a netlist
  - A netlist is a Verilog netlist mapping to LUT cells, Carry Logic, DSP, RAMs, Ios, clock circuits, etc standard elements in the FPGA.
  - No behavioral code is left.
    - ☐ No always blocks. No functions. No ternary operators.
- ☐ Schematics/netlist is optimized for timing
  - Serial constructs will be made parallel for area or timing
    - ☐ For example, XOR parity structure can be made into a tree instead of xoring each bit in series
- ☐ But it is optimized with no physical knowledge
  - Net timing is only approximated
- ☐ You can write\_verilog from TCL console

ECE 351 Verilog and FPGA Design



53

## Solve problems early

54


- Finding timing problem at Synthesis saves time
  - Implementation takes a long time to run
  - Many times, the timing problem exists at Synthesis
- Debug the timing problems at Synthesis first

54

## Report timing summary

55

- Many categories of reports, lots of terms
  - WNS
  - TNS
  - Failing Endpoints
  - Check Timing



The screenshot shows a software interface with a 'Timing' tab selected. The 'Design Timing Summary' report is displayed, showing various timing metrics. The report is organized into three columns: Setup, Hold, and Pulse Width. The 'Setup' column shows Worst Negative Slack (WNS) at -6.938 ns, Total Negative Slack (TNS) at -8231.170 ns, and Number of Failing Endpoints at 5450. The 'Hold' column shows Worst Hold Slack (WHS) at 0.013 ns, Total Hold Slack (THS) at 0.000 ns, and Number of Failing Endpoints at 0. The 'Pulse Width' column shows Worst Pulse Width Slack (WPWS) at 3.000 ns, Total Pulse Width Negative Slack (TPWS) at 0.000 ns, and Number of Failing Endpoints at 0. The total number of endpoints is 18058. A message at the bottom states 'Timing constraints are not met.'

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): -6.938 ns	Worst Hold Slack (WHS): 0.013 ns	Worst Pulse Width Slack (WPWS): 3.000 ns
Total Negative Slack (TNS): -8231.170 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 5450	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 18058	Total Number of Endpoints: 18058	Total Number of Endpoints: 8155

Timing constraints are not met.

55

## Vivado implementation

56

- ☐ Run Implementation
- ☐ Open Implemented Design
  - Constraints Wizard
  - Edit Timing Constraints
  - Report Timing Summary
  - Report Clock Networks
  - Report Clock Interaction
  - Report Methodology
  - Report DRC
  - Report Noise
  - Report Utilization
  - Report Power
  - Schematic

ECE 351 Verilog and FPGA Design




56

## Implementation

57

- ☐ Maps the LUTs, SRAMs, I/O's, etc. to physical locations on the desired FPGA
- ☐ Nets are mapped to global, section, local nets
- ☐ Real net delays are used.
- ☐ Locations of components are moved around to improve timing
- ☐ Nets are split, re-driven
- ☐ Iteration happens on the worst paths until nothing more can be improved.
  - Sometimes only the worst is optimized (WNS based), sometimes all paths down to passing is optimized (TNS based)
- ☐ Different settings to trade-off runtime, area, performance

ECE 351 Verilog and FPGA Design




57

## Report timing summary


58

- Many categories of reports, lots of terms

### Synthesis



### Implementation



ECE 351 Verilog and FPGA Design




58


## Implementation

59

- Zoom in different levels



ECE 351 Verilog and FPGA Design



59

## Next Time

60

- Topics:
  - FPGA Introduction (wrap-up\_
  - Introduction to Vivado
  - Review my HW #3 solution (incl. PmodSSD Nexys A7 demo)
  - JTAG, SoC's, etc.
- You should:
  - Be working on your HW #4 – you only have a week
  - Add your questions for the final review class meeting (03-Jun) to the Discussion forum in Ask the Instructor/For the final review
- Homework, projects and quizzes
  - Homework #4 has been released
    - Due to D2L by 10:00 PM on 02-Jun. No late assignments accepted after Noon on Thu, 03-Jun
- **Final exam scheduled for Mon 07-Jun from 10:15 AM – 12:05 PM**
  - Poll: Should I increase the final exam time to 10:15 AM – 12:45 PM?
  - Extra credit opportunity: Submit final exam questions/solutions to D2L by 10:00 PM on Friday, 04-Jun (up to 8 points added to your midterm exam score)

ECE 351 Verilog and FPGA Design

