

# ECE 351

## Verilog and FPGA Design

---

### **Week 5\_1: RTL programming statements (cont'd)** **In-class Exercise #2**

Roy Kravitz  
Electrical and Computer Engineering Department  
Maseeh College of Engineering and Computer Science

1

2

## RTL Programming statements (cont'd)

Source material drawn from:

- Roy's ECE 351 and ECE 571 lecture material
- *RTL Modeling with SystemVerilog* by Stuart Sutherland
- *Logic Design and Verification Using SystemVerilog* by Donald Thomas

2

## Review: SystemVerilog procedural blocks

3

- initial blocks
  - Consists of behavioral statements
  - All initial blocks starts at time 0 and execute only once
  - Assignment statements within an initial block execute sequentially - therefore statement order matters
  - If there are multiple initial blocks, each block executes concurrently at time 0
  - Used for initialization, monitoring, waveforms and other processes that must be executed only once during simulation
- always blocks
  - Used to model a process that is repeated continuously in a digital circuit...but you knew that
  - All always blocks starts at time 0 and execute the behavioral statements continuously in a looping fashion when they are triggered
  - Assignment statements inside an always block execute sequentially
    - Therefore, like an initial block, statement order matters\*

3

## Review: always blocks

4

- General purpose always block:
  - `always @(<sensitivity list>)`
  - Can model many types of functionality both synthesizable and not synthesizable (ex: clock oscillators, verification code)
  - Downside is that simulators and synthesis tools cannot always determine when the intended usage is
    - Result: synthesis places coding restrictions so it can accurately translate RTL -> netlist
- Specialized always blocks:
  - `always_comb` - for combinational logic
  - `always_latch` - for latch-based (level) sequential logic
  - `always_ff @(<sensitivity list>)` - for edge-triggered sequential logic
  - Also place coding restrictions for synthesis but provide insight into intended usage


4

## Review: Explicit sensitivity lists

5

- Always blocks tell simulation that functionality being modeled should “always” be evaluated (an infinite loop)
- The **sensitivity list** provides the **when**
- Explicit Sensitivity list
  - Introduced w/ **@**
  - Contains a list of one or more net or variable names separated by either a comma (,) or the keyword **or**
  - Can also specify the edge of a scalar (1-bit) signal using the keywords **posedge** or **negedge**
  - Required for general purpose always and always\_ff
- Examples:
  - always @(a, b, c) or always @(a or b or c) ...
  - always @(posedge clk or negedge rstN)...
  - always\_ff @(posedge clk)  
  q <= d;   // sequential flip-flop
  - always\_ff @(posedge clk or negedge rstN)  
  if (!rstN) q<= '0;  
  else q <= d;

ECE 351 Verilog and FPGA Design




5

## Review: Implicit sensitivity lists

6

- Implicit Sensitivity list
    - Automatically inferred for always\_comb and always\_latch
    - Includes all RHS variables, expressions, etc.
    - Similar functionality to always @\* (Verilog 2001)
- 
- |                                  |  |
|----------------------------------|--|
| • always @(a, b)<br>sum = a + b; | • always @(enable, data)<br>if (enable) out <= data; |
| • always_comb<br>sum = a + b;    | • always_latch<br>if (enable) out <= data;           |
| • always @*<br>sum = a + b;      | • always @*<br>if (enable) out <= data;              |

ECE 351 Verilog and FPGA Design



6

## Review: Statement groups

7

- A begin..end group can be named using the syntax:  
begin: <name>...end: <same name>
- A named statement group can contain local variable declarations which can be used within the statement group but do not exist outside the group

```
always_ff @(posedge clk) begin: two_steps
    logic [7:0] tmp;        // local temporary variable
    tmp <= a + b;
    out <= c - tmp;
end: two_steps
```

7

## Procedural assignments

8

- Update values of variable types including user-defined types based on variables
  - Assigning to a net type (wire, tri, etc.) is illegal inside a procedural block
- The value placed on a variable will remain unchanged until another procedural assignment updates the variable with a different value
- Only the LHS of a procedural assignment must be a variable. The RHS of assignments can use variables, nets, parameters or literal values

```
wire [15:0] a, b;        // net types
logic [15:0] sum;        // variable types

always_comb begin: adder
    sum = a + b; // sum must be a variable type
end: adder
```

8

## Two types of procedural assignments

9

- **Blocking Assignment (=)** : executed in the order they are specified in a procedural block
- **Non-blocking Assignment (<=)** : allow scheduling of assignments without blocking execution of the statements that follow in a procedural block

9

## Blocking vs. nonblocking assignments

10


- **Blocking ("="):**  $y = a \& b;$ 
  - Completes the assignment before moving on to the next statement
  - "Blocks" other assignments until the current assignment has completed
  - Results highly dependent on order of assignments
- **Nonblocking ("<="):**  $y <= a \& b;$ 
  - Does not "block" execution of other assignments
  - Evaluates the RHS at the beginning of a simulation "tick"
  - Schedules the LHS update for the end of the "tick"
  - Results less dependent on order of assignments

10

## Blocking vs. nonblocking assignments (cont'd)<sup>11</sup>

### Blocking (=)


```
initial
begin
    a = #5 b;
    c = #10 d;
end
```




ECE 351 Verilog and FPGA Design

### Nonblocking (<=)

```
initial
begin
    a <= #5 b;
    c <= #10 d;
end
```



Why t=0?



11


## Non-Blocking assignments

12

- All right-hand sides across the entire design are evaluated before any left-hand sides are updated
- The order of right-hand sides evaluations and left-hand sides updated can be arbitrary
- Non-blocking assigns allow us to:
  - Handle concurrent specification in major systems
  - Reduce the complexity of our descriptions
  - Attach lots of concurrent actions to a single event – usually a clock

```
always @(posedge clock) begin
    q0 <= in | q1;
    q1 <= in & q0;
end
```


ECE 351 Verilog and FPGA Design



12

## Non-blocking assignments (cont'd)

13



[Sutherland: Example 1 7](#)

13

## Blocking vs. nonblocking example

14

```
module nonblocking_example;

logic a = 0, b = 1;

// Two concurrent always blocks with blocking assignments
// always blocks run in any order...inconsistent results
always_ff @(posedge clock)
    a = b;
always_ff @(posedge clock)
    b = a;

// Two concurrent always blocks with nonblocking assignments
// works as expected because <= uses "old" values of b and a
always_ff @(posedge clock)
    a <= b;

always_ff @(posedge clock)
    b <= a;

endmodule: nonblocking_example
```

14

## Which assignment should I use?

---

15

### ☐ Recommended:

- Use non-blocking assignments for modeling clocked processes in sequential logic.
- Use blocking assignments for modeling combinational logic
- More on this later

15

16

---

## Decision Statements

Source material drawn from:

- Roy's ECE 351 and ECE 571 lecture material
- *RTL Modeling with SystemVerilog* by Stuart Sutherland
- *Logic Design and Verification Using SystemVerilog* by Donald Thomas

16



## SystemVerilog case

17

Compares 0, 1, x, z by position

```
case (case_expression)
  case_item1 : case_item_statement1;
  case_item2 : case_item_statement2;
  case_item3 : case_item_statement3;
  case_item4 : case_item_statement4;
  default : case_item_statement5;
endcase
```

```
if (case_expression === case_item1) case_item_statement1;
else if (case_expression === case_item2)
  case_item_statement2;
else if (case_expression === case_item3)
  case_item_statement3;
else if (case_expression === case_item4)
  case_item_statement4;
else case_item_statement5;
```

- The typical use of a case statement is to:
  - specify a variable as the case expression, and then list **explicit values** to be matched as the list of case selection items

17

## SystemVerilog case (cont'd)

18

```
case (case_expression) // case statement header
  case_item_1 : begin
    case_statement_1a;
    case_statement_1b;
  end
  case_item_2 : case_statement_2;
  default : case_statement_default;
endcase
```

```
case (case_expression)
  case_item1 : case_item_statement1;
  case_item2 : begin
    case_item_statement2a;
    case_item_statement2b;
    case_item_statement2c;
  end
  case_item3 : case_item_statement3;
  default : case_item_statement5;
endcase
```

- Case statement header
  - case, casez, casex keyword
- Case expression
  - constants (e.g. 1'b1), an expression that evaluates to a constant, or a vector
- Case item
  - the expression that is compared against the case expression.
  - C-style break is implied following each case item statement
- Case item statement
  - one or more statements that is executed if the case item matches the current case expression.
  - If more than one statement is required, they must be enclosed with begin...end
- Case default
  - optional, but can include statements to be executed if none of the defined case items match the current case expression

18

## SystemVerilog case (cont'd)

19

The Verilog standard specifically defines that case statements must evaluate the case selection items in the order in which they are listed

- This infers that:
  - there is a priority to the case items
  - treated the same as in a series of if...else...if decisions
  - If there are overlapping case items the first one that matches is selected
- Software tools such as synthesis compilers will typically try to optimize out the additional logic required for priority encoding the selection decisions if the tool can determine that all of the selection items are mutually exclusive
- Simulation and synthesis might interpret case statements differently.
  - Improperly coded Verilog case statements can cause unintended synthesis optimizations or unintended latches which could easily lead to non-functional chips

ECE 351 Verilog and FPGA Design



19

## Unique and priority case

21


- SystemVerilog provides the unique, priority, and inside modifiers for case decisions.
- These modifiers are placed before the case keyword:

```
unique case
(<case_expression>)
    ... // case items
endcase
```

```
priority case
(<case_expression>)
    ... // case items
endcase
```

- Designed to address coding traps:
  - Give information to synthesis to aid optimization
  - Assertions (simulation error reporting mechanisms)
  - Imply that there is a case item for all the possible legal values that case expression might assume

ECE 351 Verilog and FPGA Design



21

## unique case

22

- unique is an assertion which implies:
  - All possible values of case expression are in the case items
  - At simulation run time, a match must be found in case items
  - At run time, only one match will be found in case items
- unique guides synthesis:
  - It indicates that no priority logic is necessary
  - This produces parallel decoding which may be smaller/faster
- unique usage
  - Use when each case item is unique and only one match should occur
  - Using a "default" case item removes the testing for non-existent matches, but the uniqueness test remains
- The unique modifier allows designers to explicitly specify that
  - the order of the case selection items is not significant
  - the selections are permitted to be evaluated in parallel
  - Software tools can **optimize out** the inferred priority of the selection order

ECE 351 Verilog and FPGA Design




22

## priority case

23

- A priority case statement specifies that:
  - At least one case select expression must match the case expression when it is evaluated
  - If more than one case select expression matches the case expression when it is evaluated, the first matching branch must be taken
- Priority is an assertion which implies:
  - All possible values for case expression are in case items
  - Using a "default" case item
    - causes the priority requirement to be dropped since all cases are available to be matched
    - indicates that more than one match in case item is OK
- Priority guides synthesis
  - Indicates that all other testable conditions are don't cares and may be used to simplify logic which can produce logic which is possibly smaller and/or faster

ECE 351 Verilog and FPGA Design



23

## case...inside

24

```
casez (case_expression) inside
case_item1 : case_statement1;
case_item2 : case_statement2;
case_item3 : case_statement3;
case_item4 : case_statement4;
default : case_item_statement5;
endcase
```


One way masking:

case expression: ZXZ1X  
case item : 0?1??

expression	Z	X	Z	1	X	
item	0	?	1	?	?	
Match (1) /No Match (0) Decision	0	1	0	1	1	0 & 1 & 0 & 1 & 1 = 0 (no match)

- ☐ case...inside
  - Only matches wildcards in the case items
  - any X or Z bits in the case expression are not masked
- ☐ allows mask bits to be used in the case items

ECE 351 Verilog and FPGA Design




24

## Other case statements

25

- ☐ casez
  - allows "z" (or "?") to be treated as don't care values in:
    - ☐ the case expression
    - ☐ the case item when doing case comparison
    - ☐ ex: a case item 2'b1? in **casez** can match case expression of 2'b10, 2'b11, 2'b1x, 2'b1z
  - Can do the same operation with case...inside
- ☐ casex
  - allows both "z" and "x" to be treated as don't care values (?) in either the case expression and/or the case item when doing case comparison
  - any x or z bits in both the case expression and case items are masked out from the comparison.
  - Everything for casez also applies for casex, plus "x" is now also a wildcard
    - ☐ The propagated x's can easily cause problems when combined with casex statements
    - ☐ To avoid these problems, the recommendation is to not use casex in any synthesizable code

ECE 351 Verilog and FPGA Design



25

## if..else conditional statements

26

- Used to make decisions (to execute or not to execute...that is the question) upon certain conditions
- Keywords are if and else
- Only permitted in initial and always blocks
- Three types of conditional statements
  - Type 1 - if, no else
    - if (expression) <true statement>
  - Type 2 – if with one else statement
    - if (expression) <true statement>; else <>false statement>;
  - Type 3 – Nested if-else-if statement
    - if (expression 1) <true statement 1>;  
else if (expression 2) <true statement 2>;  
else if (expression 3) <true statement 3>;  
else <default statement>;

26

## if..else conditional statements (cont'd)

27

- Operation
  - <expression> is evaluated
  - If it is true (1 or a non-zero value) the true-statement is executed
  - If it is false (zero) or ambiguous (x) the false-statement is executed
- <expression> can contain any operators
- True-statement and false-statement can each be a single statement or a block of multiple statements
  - Block of statements must be grouped with begin...end
  - A single statement does not need to be grouped but it doesn't hurt to surround it with begin...end

27

## unique and priority if..else decisions

28

- ❑ The SystemVerilog unique and priority decision modifiers also work with if..else decisions.
- ❑ These modifiers can also reduce ambiguities with this type of decision, and can trap potential design errors early in the modeling phase of a design.
- ❑ if...else statements are often nested to create a series of decisions.

28

## unique if..else

29

```
logic [2:0] sel;  
always_comb begin  
    unique if (sel == 3'b001) mux_out = a;  
    else if (sel == 3'b010) mux_out = b;  
    else if (sel == 3'b100) mux_out = c;  
end
```

- ❑ In simulation, a series of if...else...if decisions will be evaluated in the order in which the decisions are listed
- ❑ To maintain the same ordering in hardware implementation priority encoded logic would be required
- ❑ The unique modifier indicates that the designer's intent is that the order of the decisions is not important. Software tools:
  - can optimize out the inferred priority of the decision order
  - will check decision sequence to ensure that all decision conditions in a series of if...else...if decisions are **mutually exclusive**

29

## priority if..else

30

```
always_comb begin
  priority if (irq0) irq = 4'b0001;
  else if (irq1) irq = 4'b0010;
  else if (irq2) irq = 4'b0100;
  else if (irq3) irq = 4'b1000;
end
```

- ☐ The priority modifier indicates that the designer's intent is that the order of the decisions is important
- ☐ Because the model explicitly states that the decision sequence above should be evaluated in order all software tools should maintain the inferred priority encoding
- ☐ The priority modifier ensures consistent behavior from software tools
  - Simulators, synthesis compilers, equivalence checkers, and formal verification tools can all interpret the decision sequence in the same way
- ☐ a priority if...else must specify all conditions thus preventing unintentional latched logic

30

31


## In-class Exercise #2

Submit your source code and your two transcripts

- Due to D2L by 10:00 PM on Wednesday 28-Apr
- Exercise #2 is worth 20 points (weight of exercises is 10% of final grade)

31

## Exercise 2 – Combinational Logic (RTL programming statements)



32

## RTL Files

33

- [definitions\\_pkg.v](#): common enums, typedefs, etc.
- [tb.v](#): testbench
  - [stimulus\\_generator.v](#): generates test cases
  - [check\\_results.v](#): determines whether test passes
  - [top.v](#): top-level model of DUT
    - [leading\\_ones.v](#): finds position of most-significant one
    - [num\\_ones.v](#): counts number of ones
    - [add\\_sub.v \(x2\)](#): signed adder/subtractor
    - [mult.v](#): signed multiplier

33



## Tasks

34

- ☐ Complete the .sv modules for the "ALU"
  - Starter files for num\_ones, add\_sub, mult, and top provided
  - Use combinational logic and procedural blocks
- ☐ Study the testbench code (tb, stimulus\_generator, check\_results) to get a handle on procedural blocks, RTL expressions, and decision statements
- ☐ Build/compile a new QuestaSim project including all the files in the design
- ☐ Simulate the design w/ VERBOSE = "TRUE" and UNIQUE\_CASE = "FALSE". Save a transcript
  - The transcript should show the results of 100 randomly generated test cases and should show "PASSED"
- ☐ Simulate the design w/ VERBOSE = "TRUE" and UNIQUE\_CASE = "TRUE". Save a transcript
  - The transcript should show the results of 100 randomly generated test cases and should show "PASSED". All of the switch values for the LEADING\_ONES and NUM\_ONES test cases should have a single 1 in the SW value
- ☐ Answer the following questions after studying the code:
  - As written, are all parts of the HDL code parameterized such that changing the value of BITS will properly scale the design?
  - If so, why? If not, what would have to change?

ECE 351 Verilog and FPGA Design




34

## Next Time

35

- ☐ Topics:
  - RTL programming statements (wrap-up)
  - Review Roy's Homework #1 solution
- ☐ You should:
  - Read Sutherland Ch 6
- ☐ Homework, projects and quizzes
  - Zoom midterm exam scheduled for Thu, 06-May from 2:00 PM – 4:00 PM but I'd like to extend the exam for 30 minutes
    - ☐ Poll next time (2:00 – 4:30 vs. 1:30 – 4:00 vs. no extension)

ECE 351 Verilog and FPGA Design



35