

Weekly Schedule (Tentative)

Lec	Date	Reading	Lecture	Assignment
1_1	Week 1 Mar 30	<ul style="list-style-type: none"> Sutherland Ch 1 	<ul style="list-style-type: none"> Course overview Introduction to SystemVerilog RTL and gate-level models 	
1_2	Apr 1	<ul style="list-style-type: none"> Sutherland Ch 2 	<ul style="list-style-type: none"> FPGA's, ASIC's, ASSP's, and SoC's SystemVerilog language rules 	
2_1	Week 2 Apr 6	<ul style="list-style-type: none"> QuestaSim tutorial 	<ul style="list-style-type: none"> Modules, ports, and hierarchy Simulation w/ QuestaSim 	
2_2	Apr 8	<ul style="list-style-type: none"> Sutherland Ch 3 	<ul style="list-style-type: none"> Literals, nets, and vars 	
	Apr 8	Graded "In-class" exercise - Modeling and simulating a Ripple Carry Adder (We will start this exercise during the class meeting. You will finish it and submit it to D2L this evening)		
3_1	Week 3 Apr 13		<ul style="list-style-type: none"> Packed and unpacked arrays Parameters and constants 	<ul style="list-style-type: none"> Homework #1 assigned
3_2	Apr 15	<ul style="list-style-type: none"> Sutherland Ch 4 	<ul style="list-style-type: none"> User-defined types 	
4_1	Week 4 Apr 20	<ul style="list-style-type: none"> Sutherland Ch 5 	<ul style="list-style-type: none"> User-defined types (wrap-up) SystemVerilog packages 	
4_2	Apr 22		<ul style="list-style-type: none"> RTL expression operators 	
	Apr 22	Graded "In-class" exercise – Logic design with SystemVerilog (We will start this exercise during the class meeting. You will finish it and submit it to D2L this evening)		
	Week 5 Mon, Apr 26	Homework #1 due to D2L by 10:00 PM NO ASSIGNMENTS ACCEPTED AFTER NOON ON THU, APR 30		
5_1	Apr 27	<ul style="list-style-type: none"> Sutherland Ch 6 	<ul style="list-style-type: none"> RTL expression operators (wrap-up) RTL programming Statements 	<ul style="list-style-type: none"> Homework #2 assigned
5_2	Apr 29		<ul style="list-style-type: none"> RTL programming statements (wrap-up) Review HW #1 solution 	
	Week 6 Mon, May 3	Homework #2 due to D2L by 10:00 PM NO ASSIGNMENTS ACCEPTED AFTER NOON ON TUE, MAY 4		
6_1	May 4		<ul style="list-style-type: none"> RTL programming statements (cont'd) 	

		<ul style="list-style-type: none"> Review HW #2 solution Review for Midterm Exam 		
May 6		*** MIDTERM EXAM (2:00 PM – 4:30 PM?)***		
7_1	Week 7 May 11		<ul style="list-style-type: none"> SystemVerilog functions and tasks 	
7_2	May 13	<ul style="list-style-type: none"> Sutherland Ch 7 	<ul style="list-style-type: none"> Modeling combinational logic 	<ul style="list-style-type: none"> Homework #3 assigned
8_1	Week 8 May 18	<ul style="list-style-type: none"> Sutherland Ch 8 	<ul style="list-style-type: none"> Modeling sequential logic 	
8_2	May 20	<ul style="list-style-type: none"> Sutherland Ch 9 	<ul style="list-style-type: none"> Modeling sequential logic (wrap-up) Avoiding unintended latches Review Midterm exam solution 	
	Week 9 Mon, May 24	Homework #3 due to D2L by 10:00 PM NO ASSIGNMENTS ACCEPTED AFTER NOON ON TUE, JUN 2		
9_1	Tue, May 25		<ul style="list-style-type: none"> Serial communication Writing testbenches 	<ul style="list-style-type: none"> Homework #4 assigned
9_2	May 27		<ul style="list-style-type: none"> Writing testbenches (wrap-up) 	
	May 27	Graded “In-class” exercise - Testbenches (We will start this exercise during the class meeting. You will finish it and submit it to D2L this evening)		
10_1	Week 10 Jun 1 Roy	<ul style="list-style-type: none"> What is JTAG? Vivado Design Suite User Guide: Design Flows Overview (Xilinx UG 892) 	<ul style="list-style-type: none"> JTAG Review HW #3 solution Using Xilinx Vivado for synthesis (PmodSSD example) 	
	Wed, Jun 3	Homework #4 due to D2L by 10:00 PM NO ASSIGNMENTS ACCEPTED AFTER NOON ON THU, JUN 4		
10_2	Jun 4	<ul style="list-style-type: none"> Sutherland Appendix A: Best Practices Coding Guidelines 	<ul style="list-style-type: none"> Catch-up, wrap-up Review Homework #4 solution Review for Final Exam 	
	Week 11 Tue, Jun 8	TENTATIVE *** FINAL EXAM (2:00PM – 4:30PM)***		