ECE 351 Verilog and FPGA Design


Week 8_1: SystemVerilog functions and tasks Review Roy's midterm exam solution

Roy Kravitz Electrical and Computer Engineering Department Maseeh College of Engineering and Computer Science

Questions about Homework #3?

Write-up: \ece351sp21 hw3 release r1 0\docs\hw3 write up.pdf






Functions and tasks

4

- SystemVerilog equivalent to programming language subroutines (Tasks) and functions (Functions)
 - Used to implement the same functionality at many places...or to structure/organize the code
 - Allows the designers to abstract SystemVerilog code (ex: breaking large behavioral designs into smaller pieces)
- Value passing
 - Tasks and functions can have input, output and inout arguments
- □ Tasks and functions are included in the design hierarchy
 - Can be addressed by hierarchical names like anything else in the hierarchy
- Tasks and functions are synthesizable and result in hardware for every place they are invoked

ECE 351 Verilog and FPGA Design



Functions and tasks (cont'd)

5

Functions Tasks Can invoke another function but Can invoke other tasks and not another task functions Execute in 0 simulation time May execute in non-zero simulation time Must not contain any delay, May contain delay, event, or event, or timing control timing control statements statements May have zero or more May have zero or more arguments of type input, output, arguments of type input, output, or inout or inout May return a single value or no Do not return a value, but can value (void) pass multiple values though output or inout arguments

ECE 351 Verilog and FPGA Design




Functions

6

- Declared with the keywords function and endfunction
- Parameters can be passed by name or by position
- SystemVerilog functions can be of type **void**
- SystemVerilog functions can have zero arguments
- SystemVerilog functions can have input, output and inout formal arguments
 - Default is input
- SystemVerilog allows empty function definitions (stubs)

ECE 351 Verilog and FPGA Design



Default arguments

SystemVerilog allows specification of default formal argument values


```
function void print checksum(ref bit [31:0] a[],
                            input bit [31:0] low = 0,
                            input int high = -1);
 bit [31:0] checksum = 0;
 if (high == -1 | high >= a.size())
   high = a.size()-1;
  for (int i=low; i<=high; i++)</pre>
   checksum += a[i];
  $display("The array checksum is %0d", sum);
endfunction
print checksum(a);
                          // Checksum a[0:size()-1] - default
print checksum(a, 2, 4); // Checksum a[2:4]
print checksum(a, 1);
                          // Start at 1
print checksum(a,, 2);
                          // Checksum a[0:2]
print checksum();
                          // Compile error: a has no default
```



Functions: Example 1

...or using ANSI-style declarations

ECE 351 Verilog and FPGA Design



Functions: Example 1 (cont'd)

10

ECE 351 Verilog and FPGA Design




Automatic (recursive) functions

11

- Functions are normally used non-recursively
 - Only a single copy of the return variable and any local variables
 - If a function is called concurrently from two locations...or, if a function calls itself (i.e. is recursive) results are nondeterministic
- Functions can be made automatic (recursive) by adding the keyword automatic to the functional declaration
 - Ex: function automatic integer factorial;
 - All function declarations are allocated dynamically for each recursive call
 - Each call to an automatic function operates in an independent variable space
 - Automatic <u>function items</u> cannot be accessed (even w/ hierarchical references) but the automatic <u>function</u> can be invoked through its hierarchical name

ECE 351 Verilog and FPGA Design



Example 2: Automatic function

Source: HDL Chip Design by Douglas Smith

ECE 351 Verilog and FPGA Design



Example 2: Automatic function (cont'd)

13

```
...
// call the function
integer result;

initial begin
    result = factorial(4); // call the factorial of 4
    $display("Factorial of 4 is %0d", result); //displays 24
end
...
endmodule
```

Source: HDL Chip Design by Douglas Smith

ECE 351 Verilog and FPGA Design




Signed functions

14


SystemVerilog functions can return a signed result

```
module top;
...
// signed function declaration
// returns a 64 bit signed value
function signed [63:0] compute_signed(input [63:0] vector);
...
...
endfunction
...
//Call to the signed function from the higher module
if(compute_signed(vector) < -3)
begin
...
end
...
end
...
endmodule</pre>
```

ECE 351 Verilog and FPGA Design




Let's write some code for a function



Gray code counter/mux revisited

16



Implement a gray-code counter w/ a selectable binary and gray code output

When Conv == 0 you want Out[2:0] to be the unconverted Gray Code from the counter. When Conv == 1 you want the Out[2:0]to be the Binary code from the converter. The 3-bit Up/Down Gray Code counter will be implemented as a FSM. Portland State


ECE 351 Verilog and FPGA Design

Gray Code -> Binary

17

Gray Code			Binary Code		
Gray[2]	Gray[1]	Gray[0]	Bin[2]	Bin[1]	Bin[0]
0	0	0	0	0	0
0	0	1	0	0	1
1	0	1	0	1	0
1	0	0	0	1	1
1	1	0	1	0	0
1	1	1	1	0	1
0	1	1	1	1	0
0	1	0	1	1	1


ECE 351 Verilog and FPGA Design



Review Roy's midterm exam solution

Roy's solutions: ..\..\exams\midterm exam\solution code






Arrays, structs, unions as arguments

- SystemVerilog allows arrays, structures, and unions to be passed in/out of tasks and functions
 - For structures and unions use typedef
 - Packed arrays treated like vectors; if size doesn't match they are truncated or expanded
 - Unpacked arrays must match length exactly

ECE 351 Verilog and FPGA Design



Passing arguments by reference

- When task/function is called, inputs are copied into the task/function where they become local values Upon return, outputs are copied to the caller
- Task/function can reference signals not passed in as arguments (synthesizable)
- However, this makes the task/function less portable/reusable as the referenced signal is hardcoded in the task/function
- SystemVerilog adds pass by reference using ref keyword (only in automatic tasks/functions)
- Careful: semantics of ref arguments means that, unlike other arguments, changes made to them in the task/function will immediately affect the signal outside the task/function
- ref arguments may not be synthesizable...check the supported features for your synthesis tool
 Port

Passing arguments by reference (cont'd)


```
module chip (...);
  typedef struct {
    logic
                 valid;
    logic [ 7:0] check;
    logic [63:0] data;
  } packet_t;
  packet t data packet;
  logic [7:0] raw data [0:7];
  always @(posedge clock)
    if (data_ready)
      fill packet (.data in(raw data),
                   .data_out(data_packet) );
  function automatic void fill packet (
    ref logic [7:0] data_in [0:7], // ref arg
    ref packet t data out );
    for (int i=0; i <= 7; i++) begin
      data_out.data[(8*i)+:8] = data_in[i];
      data_out.check[i] = ^data_in[i];
    data_out.valid = 1;
  endfunction
endmodule
```

Passing arguments by reference (cont'd)

24

```
function automatic void fill_packet (
    const ref logic [7:0] data_in [0:7],
    ref packet_t data_out );
    ...
endfunction
Read-only reference argument
```

ECE 351 Verilog and FPGA Design



Named task/function ends

```
function int add_and_inc (int a, b);
  return a + b + 1;
endfunction : add_and_inc

task automatic check_results (
  input packet_t sent,
  ref packet_t received,
  ref logic done);
  static int error_count;
  ...
endtask: check_results
```

ECE 351 Verilog and FPGA Design



Next Time

27

- □ Topics:
 - Implicit FSM's
 - Writing testbenches
- You should:
 - Be working on HW #3
- Homework, projects and quizzes
 - Homework #3 has been released. Due to D2L by 10:00 PM on Mon, 24-May
 - $\hfill\square$ No late submissions after Noon on Mon, 01-Jun
 - Graded in-class exercise is schedule for Thu, 27-May

