SystemVerilog struct and union example (from ECE 571 exam)

The MIPS processor architecture adheres to the RISC philosophy in that all of the instructions are 32-bits wide. In a move towards simplicity (compared to other CPU architectures) there are only 3 different instruction formats. These three formats are called R-format, I-format and J-format and are shown in the table below:

Format	_		Fi	elds	Comments		
·	6 bits 3126	5 bits 2521	5 bits 2016	5 bits 1511	5 bits 106	6 bits 50	All MIPS instruction are 32 bits.
R-format	opcode	rs	rt	rd	shamt	F_Code (funct)	ALU instructions except immediate, Jump Register (JR)
l-format	opcode	rs	rt	ade	dress/imme	diate	Load, store, Immediate ALU, beq, bne
J-format	opcode		1	arget ad	dress	Jump (J)	

Define SystemVerilog packed struct(s) for the following instruction formats:

• R-format instructions

```
// R-format instructions
typedef struct packed {
    logic [5:0] opcode;
    logic [4:0] rs;
    logic [4:0] rt;
    logic [4:0] rd;
    logic [4:0] shamt;
    logic [5:0] funct;
} R format t;
```

• I-format instructions

```
// I-format instructions
typedef struct packed {
    logic [5:0] opcode;
    logic [4:0] rs;
    logic [4:0] rt;
    logic [15:0] addr_imm;
} I_format_t;
```

Format			Fi	elds	Comments		
	6 bits 3126	5 bits 2521	5 bits 2016	5 bits 1511	5 bits 106	6 bits 50	All MIPS instruction are 32 bits.
R-format	opcode	rs	rt	rd	shamt	F_Code (funct)	ALU instructions except immediate, Jump Register (JR)
l-format	opcode	rs	rt	ade	dress/imme	diate	Load, store, Immediate ALU, beq, bne
J-format	opcode		1	arget ad	dress	Jump (J)	

• J-format instructions

```
// J-format instructions
typedef struct packed {
    logic [5:0] opcode;
    logic [25:0] targetAddr;
} J_format_t;
```

Define a SystemVerilog packed union that maps all of the instruction types to a single typedef called mips_instr_t. Include an additional mapping that encompasses all 32-bits of the instruction.

```
// Union of all the instruction types
typedef union packed {
    r_format_t R;
    I_format_t I;
    J_format_t J;

    logic [31:0] instr; // whole instruction
} mips_instr_t;
```