

ECE 351

Verilog and FPGA Design

Week 1_2: **Technology overview**
 SystemVerilog language rules
 Modules, ports, and hierarchy
 Literals, nets, and vars (if time)

Roy Kravitz
Electrical and Computer Engineering Department
Maseeh College of Engineering and Computer Science



Technology overview

Source material drawn from:

- *ASIC Design Methodology Primer*, IBM ASIC Products Application Note, Initial publication 5/98
- Wikipedia
- Slideware provided by Xilinx
- Dr Song's lecture notes
- Verilog workshop and other lecture material by Roy


ASIC's, ASPP's and full custom IC's

- **A**pplication **S**pecific **I**ntegrated **C**ircuit - a custom chip designed for a very specific purpose.
 - Ex: a chip with a DSP front-end designed for a specific model of cardiac monitor made by only one manufacturer
 - Companies implement their ASIC designs in a single silicon die by mapping their functionality to a set of predesigned and verified library of circuits provided by the ASIC vendor. The components of the library are described in the ASIC vendor's **databook**
- **A**pplication **S**pecific **S**tandard **P**roduct - a semi-custom chip designed for a specific application and sold to multiple customers
 - Ex: an integrated circuit that does video or audio encoding/decoding
- Full custom chip – an integrated circuit designed by a single company for a specific application, usually huge volumes
 - Ex: an Intel CPU
 - Full-custom chips are developed for a specific semiconductor technology, often with huge teams of architects, logic designers, circuit designers, validation engineers, layout designers, et. al. and take several years to design

FPGA's

- **Field Programmable Gate Array** - An integrated circuit designed to be configured by a customer or a designer after manufacturing—hence **field-programmable**
 - The FPGA configuration is generally specified using a hardware description language (HDL)
 - FPGAs can be used to implement any logical function that an ASIC can perform but the ability to update the functionality after shipping and the low non-recurring engineering costs relative to an ASIC design offer advantages for many applications
 - FPGAs contain programmable logic components called “configurable logic blocks” and a hierarchy of reconfigurable interconnects that allow the blocks to be “wired together” when the FPGA is configured (and reconfigured...and reconfigured...and reconfigured...and...)

- **System on Chip** or SOC – An integrated circuit (IC) that integrates all components of a computer or other electronic system into a single chip.
 - Ex: an embedded system such as a cell phone or cable box
 - SoC's may contain digital, analog, mixed-signal, and often radio-frequency functions—all on a single chip substrate
- An SoC can be implemented as an ASIC or as an ASSP or in an FPGA or as a full custom chip
 - Roy's definition: An SoC contains at least one embedded CPU running an application interfaced to one or more vendor-supplied, 3rd party or custom IP blocks



SiFive FE310-G002 top-level block diagram


ASIC: Standard cell

□ Advantages

- Lowest price for high-volume production (greater than 200K per year)
- Fastest clock frequency (performance)
- Unlimited size
- Integrated analog functions
 - Custom ASICs
- Low power

□ Disadvantages

- Highest non-recurring engineering costs
- Longest design cycle
- Limited vendor IP with high cost
- High cost for ECO's




FPGA

□ Advantages


- Lowest cost for low-volume to medium-volume production
- No non-recurring engineering costs
- Standard product
- Fastest time to market
- Extensive library of IP
 - Inexpensive compared to ASIC vendors
- Ability to make bug fixes quickly and inexpensively

□ Disadvantages

- Slower performance
- Size limited to ~25 million system gates
- Digital only



Design flow comparison



SystemVerilog language rules

Source material drawn from:

- *Roy's lecture notes*
- *RTL Modeling with SystemVerilog for Simulation and Synthesis* by Stuart Sutherland

Lexical conventions

- SystemVerilog syntax is similar to C
 - Programs consist of a stream of tokens (comments, delimiters, numbers, strings, identifiers and keywords)
 - Case-sensitive (*RoY* is not the same as *roy* or *ROY*)
- Whitespace
 - Blank spaces (`\b`), tabs (`\t`), and newlines (`\n`) are whitespace
 - Whitespace is ignored except when it separates tokens or when it is part of a string
- Comments
 - Follows the C conventions
 - `//` - single line comment. Everything from `//` to end of line is ignored
 - `/*...*/` - Multiple line comment. Starts with `/*` and ends with `*/`
 - Cannot nest multiple line comments but you can embed single line comments in a multiple line comment

Lexical conventions (cont'd)

- Three types of operators
 - Unary – precedes the operator (ex: $a = \sim b$)
 - Binary – appears between two operators (ex: $a = b \ \& \ c$)
 - Ternary – two separate operators that separate 3 operators (ex: $a = b \ ? \ c \ : \ d$)
- Identifiers and Keywords
 - Made up of alphanumeric characters, the underscore (`_`) or dollar sign (`$`)
 - Are case-sensitive and cannot start with a digit or `$`
 - Keywords are special identifiers reserved to define the language constructs. All are lowercase


Logic value system

- ☐ Four valued logic: 0, 1, z, x
- ☐ Each port, net, or register can be in one of the four values:
 - 0 - Logic 0, GND, ...
 - 1 - Logic 1, VDD, ...
 - x - Don't Know or undefined
 - ☐ Simulated circuit could have a value but simulator can't determine what it is.
 - ☐ Physical circuit will have a value but you don't know what it is and it could vary from chip to chip, be dependent on temperature and/or other undesirable behaviors
 - ☐ Ex: uninitialized register, OR gate w/ 'x' on input(s)
 - z - High impedance
 - ☐ Must be assigned under control
 - ☐ Use the form: `assign y = en ? a : 1'bz;`


Modules and ports

- A **Module** is the basic building block in Verilog
 - Begins with the **module** <name> and ends with the keyword **endmodule**. All other parts are optional
 - A module definition is a template...you must add one or more instances of the module to include the logic in your design
 - You can define more than one module in a single file but the convention is one file per module (with a .sv extension)
 - Modules in a design can be defined in any order in one or more files
- A **Port** provides the interface by which a module can communicate with its environment
 - The ports list is optional but in an ASIC or FPGA design the ports in the top level of the synthesized design may map to pins on the device
 - Three types of ports declarations – **input**, **output**, **inout**

Modules



Module hierarchy



```

module processor (/* port declarations */;

    ...// internal net declarations

    controller cntlr (/* port connections */);
    mux32 mux (/* port connections */);
    alu alu (/* port connections */);
    status_reg s_reg (/* port connections */);
    reg32 b_reg (/* port connections */);
    reg32 d_reg (/* port connections */);
endmodule: processor
  
```

The syntax of a module instantiation is:

```
module_name #(parameter_values) instance_name (connections_to_ports);
```

Ports

Two ways to connect to a module's ports:

□ Ordered port connections

```
dff d1 (out, /*not used*/, in, clock, reset);
```

□ Named port connections

```
dff d1 (.q(out), .qb(/*not used*/),
      .d(in), .clk(clock), .rst(reset) );

instruction_decode decoder (
    .alu_opcode(alu_opcode),
    .alu_a_sel(alu_a_sel),
    .alu_b_sel(alu_b_sel),
    .w_reg_enable(w_reg_enable),
    .reg_file_sel(reg_file_sel),
    .zero_enable(zero_enable),
    .carry_enable(carry_enable),
    .polarity(polarity),
    .option(isoption),
    .tris(istris),
    .instruct_reg(instruct_reg)
);

instruction_decode decoder (
    alu_opcode, alu_a_sel, alu_b_sel,
    w_reg_enable, reg_file_sel,
    zero_enable, carry_enable,
    polarity, isoption, istris,
    instruct_reg
);
```

Named Port connections


Ordered Port connections

Ports (cont'd)


- Modules often uses a net name identical to the instantiated module's port name when connecting to the port:
- Explicit port <-> net mapping
 - Memory M(.address(address),.data(data),.control(ctrl));
- SystemVerilog provides shortcuts for making port connections
 - .name ("dot name")
 - .* ("dot star")
 - Interfaces
- SystemVerilog allows .name:
 - Memory M(.address, .data, .control(ctrl));
 - The net must match in name, type, and size or an error results
- .*
 - Causes all ports of the instantiated module to be connected to a net with the same name, type, and size if it exists

Module hierarchy

- Designs inside designs
- Higher-level designs instantiate lower-level design



Hierarchical names



Literals, nets, and vars

Source material drawn from:

- Alex P., Mark F. and Roy K. ECE 571 lecture slides
- Roy K. ECE 351 and Verilog Workshop lecture slides
- *Logic Design and Verification Using SystemVerilog (Revised)* by Donald Thomas
- *RTL Modeling with SystemVerilog for simulation and Synthesis* by Stuart Sutherland

Literals

- **sized** or **unsized**: `<size>'[s]<radix><number>`
 - **Sized** example: `3'b010` = 3-bit wide binary number
 - The prefix (3) indicates the size of number
 - **Unsized** example: `123` = 32-bit wide decimal number by default
 - **Signed** example: `-8'sd39` = 8-bit wide signed number
 - **Defaults**
 - No specified `<base format>` defaults to **decimal**
 - No specified `<size>` defaults to **32-bit** number
 - No "s" defaults to unsigned
- **Radix**:
 - Decimal ('d or 'D) `16'd255` = 16-bit wide decimal number
 - Hexadecimal ('h or 'H) `8'h9a` = 8-bit wide hexadecimal number
 - Binary ('b or 'B) `'b1010` = 32-bit wide binary number
 - Octal ('o or 'O) `'o21` = 32-bit wide octal number

Literals (cont'd)

- `'_'` (underscore): used for readability (ignored)
 - Example: `32'h21_65_bc_fe` = 32-bit hexadecimal number
- `'x'` or `'X'` (unknown value)
 - Example: `12'hxxx` = 12-bit hexadecimal number, unknown state
- `'z'` or `'Z'` (high impedance value)
 - Example: `1'bz` = 1-bit high impedance number
- `'?'` can be used in place of `'z'` or `'Z'` to represent hi-impedance and don't care

Mismatched size and values

- Legal to specify a literal integer with a bit-width != number of bits required:
 - 4'hFACE // 4-bit width, 16-bit unsigned value
 - 16'sh8 // 16-bit size, 4 bit signed value, MSB set
 - 32'bz // 32-bit width, 1-bit unsigned valued
- SystemVerilog will adjust to match according to these rules:
 - When size < #bits than value, left-most bits truncated
 - When size > #bits than value, value is left-extended
 - if left-most bit of value is 0 or 1, additional bits filled w/ 0
 - If left-most bit of value is Z, upper bits are filled w/ Z
 - If left-most bit of value is X, upper bits are filled w/ X
 - e.g. Value is not sign extended even is literal integer is specified as signed. Sign extension occurs when signed literal value is used in operations and assignment statements

Mismatched size and values

Your turn:

☐ 4'hFACE //

☐ 16'sh8 //

☐ 32'bz //

☐ 4'hFACE // truncates to 4'hE

☐ 16'sh8 // extends to 16'hsh0008

☐ 32'bz // extends to 32'hZZZZZZZZ

Vector fill and floating-point literal values

- SystemVerilog provides a special form of unsized literals:
 - Sets all bits of vector of any size to 0, 1, X, or Z
 - Vector size is automatically determined based on context
 - '0 fills all bits on the LHS w/ 0
 - '1 fills all bits on the LHS w/ 1
 - 'z or 'Z fills all bits on the LHS w/ z
 - 'x or 'X fills all bits on the LHS w/ x
 - Important construct for modeling scalable designs (i.e. different vector widths for different design configurations)
- Floating-point literal values (real numbers):
 - Represented using 64-bit double precision floating point values
 - Examples: 3.1567, 5.0, 0.5
 - Real numbers not typically supported by synthesis tools

Vectors and part select

- Verilog net and variable data types more than one bit wide are called *vectors*

- Examples:

```
wire [255:0] bus;           // 256-bit wide bus
tri [0:127] backward_bus; // bit 0 is MSB
logic[31:24] whatever;    // don't need bit 0
```

- Select part of a vector

- Examples:

```
my_bit = bus[152];
my_bit = bus[i];           // selects ith bit of bus
my_byte = bus[87:80];
my_byte = bus[80+:8];      // selects bits [87:80]
my_byte = bus[87-:16];     // selects bits [87:72]
my_byte = bus[byteNum*8 -:8]; // variable part select
my_byte = bus[120:127];    // Illegal!
```

Vector part select

- Part select can include expressions of variables
`my_byte = word[n*8+7:n*8]; //selects nth byte of word`

- Part select increment and decrement function
`[<starting_bit>+:<width>]` increments from starting_bit
`[<starting_bit>-:<width>]` decrements from starting_bit

- Examples:

```
logic [127:0] vector_le;
logic [0:127] vector_be;
my_byte = vector_le[31 -: 8]; //selects vector_le[31:24]
my_byte = vector_le[24 +: 8]; //selects vector_le[31:24]
my_byte = vector_be[31 -: 8]; //selects vector_be[24:31]
my_byte = vector_be[24 +: 8]; //selects vector_be[24:31]
my_byte = vector_le[n*8+:8]; //selects nth byte of vector_le
my_byte = vector_be[n*8+:8]; //selects nth byte of vector_be
```

Source: Verilog 2001 A guide to the New Features of the Verilog Hardware
 Description Language by Stuart Sutherland



Portland State
 UNIVERSITY

Types and data types

- SystemVerilog introduces notion of **type** and **data type**
 - **type** indicates whether identifier is a net or a variable
 - **data type** indicates the value system (0/1 for two-state logic, 0/1/X/Z for four-state logic)
- Data types are used in RTL modeling to indicate desired silicon behavior
 - ex: should an adder performed signed or unsigned arithmetic
- Type:
 - Nets are used to connect design blocks together
 - Transfers data values from a source (driver) to a destination (receiver)
 - SystemVerilog supports several net types
 - Net types are always 4-state data types
 - Variables provide temporary storage for simulation
 - Required on LHS of procedural block assignments
 - Can be either 2-state or 4-state data types

Types and data types (cont'd)


- type – **wire**, **wand**, ... (net) or **var**
 - keyword for general purpose variable is **var**
 - When type is omitted from declaration **var** is implied
- data type – **logic** (4-state), **bit** (2-state), **reg** (4-state) , ...
 - When data type is omitted **logic** is implied
 - **reg** maintains compatibility w/ Verilog but use **logic** for your designs

Types and data types (cont'd)

type


```
var logic [63:0] addr;  
wire logic [63:0] data;
```

data type



var implied

```
logic resetN; // a 1-bit wide 4-state variable  
logic [63:0] data; // a 64-bit wide variable  
logic [0:7] array [0:255]; // an array of 8-bit  
                           variables
```



Synthesizable variable data types

Type	Representation
reg	An obsolete general purpose 4-state variable of a user-defined vector size; equivalent to var logic
logic	Usually infers a general purpose var logic 4-state variable of a user-defined vector size, except on module input/inout ports, where wire logic is inferred
integer	A 32-bit 4-state variable; equivalent to var logic [31:0]
bit	A general purpose 2-state var variable with a user-defined vector size; defaults to a 1-bit size if no size is specified
int	A 32-bit 2-state variable; equivalent to var bit [31:0]; synthesis compilers treat int as the 4-state integer type
byte	An 8-bit 2-state variable; equivalent to var bit [7:0]
shortint	A 16-bit 2-state variable; equivalent to var bit [15:0]
longint	A 64-bit 2-state variable; equivalent to var bit [63:0]

SystemVerilog 2-State variables

- Useful for modeling at higher levels of abstraction than RTL (e.g. system, transaction)
 - Higher level models seldom require **z**, **x** which take up more memory and are slower to simulate
- Most of the 2-state types are signed by default
 - Can override w/ the **unsigned** keyword

```
int s_int; // signed 32-bit variable
int unsigned u_int; // unsigned 32-bit variable
```
- Common uses:
 - Bus functional models
 - Interfacing Verilog models to C/C++ models using SystemVerilog Direct Programming I/F
 - Loop variables (aren't synthesized, don't require **z**, **x** states)

SystemVerilog 2-State variables (cont'd)

- 2-state types:

bit	1-bit 2-state integer
byte	8-bit 2-state integer (similar to C char)
shortint	16-bit 2-state integer (similar to C short)
int	32-bit 2-state integer (similar to C int)
longint	64-bit 2-state integer (similar to C longlong)

- Synthesis treats 4-state and 2-state variables the same way
- 2-state data types are initialized to 0 in simulation but not in synthesized hardware
- 4-state variables can be assigned to 2-value data types but be careful...

SystemVerilog 2-State variables (cont'd)

4-state variables can be assigned to 2-value data types but **use care when connecting 2-state variables in testbench to design under test, especially outputs.**

- 4-state variables driving **x** or **z** to a 2-state variable will be (silently) converted to 2-state value (0) and your testbench will never know
- Use `$isunknown()` which returns 1 if any bit of the expression is **x** or **z**.

```
if ($isunknown(iport) == 1)
    $display("@%0t: 4-state value detected on iport %b",
            $time, iport);
```

- Use `$countbits()` to count number of bits having a specified set of values (0, 1, **x**, **z**)

```
assert (!$isunknown(data)
        else $error ("data has %0d bits with x or z", $countbits (data, 'x, 'z'));
```

Variable assignment rules

- A variable can receive a value from any one of these ways:
 - Assigned a value from single `always_comb`, `always_ff`, or `always_latch` procedural block
 - Assigned a value from single continuous assignment statement
 - As the result of an assignment operator such as `++`
 - As an input to a module, task or function
 - As a connection to an output port of a module instance, task or function instance or primitive (gate level) instance
- A variable can only be assigned by a single source, however multiple assignments to a variable in the same procedural block is treated as a single driver

```
logic [15:0] q; //16-bit 4-state unsigned variable
```

```
always_ff @(posedge clk)
  if (!rstN)
    q <= '0;
  else
    q <= d
```

Variable assignment rules (cont'd)

var(iables) cannot be driven by multiple sources but nets can

```

module add_and_increment (output logic [63:0] sum,
                        output logic      carry,
                        input  logic [63:0] a, b );

    always @(a, b)
        sum = a + b;           // procedural assignment to sum

    assign sum = sum + 1;      // ERROR! sum is already being
                                // assigned a value

    look_ahead i1 (carry, a, b); // module instance drives carry
    overflow_check i2 (carry, a, b); // ERROR! 2nd driver of carry
endmodule

module look_ahead (output wire      carry,
                  input  logic [63:0] a, b);

    ...
endmodule

module overflow_check (output wire      carry,
                     input  logic [63:0] a, b);

    ...
endmodule

```

Non-synthesizable variable data types

Type	Representation
real	A double precision floating-point variable
shortreal	A single precision floating-point variable
time	A 64-bit unsigned 4-state variable with timeunit and timeprecision attributes
realtime	A double precision floating-point variable, identical to real
string	A dynamically sized array of byte types that can store a string of 8-bit ASCII characters
event	A pointer variable that stores a handle to a simulation synchronization object
class handle	A pointer variable that stores a handle to a class object (the declaration type is the name of a class, not the keyword class)
chandle	A pointer variable that stores pointers passed into simulation from the SystemVerilog Direct Programming Interface
virtual interface	A pointer variable that stores a handle to an interface port (the interface keyword is optional)

Net types

- Used to connect design elements together
 - ex: connecting the output port of one module to the input port of another module
- Nets differ from variables in these significant ways:
 - Nets reflect the current value of the driver(s) on the net (i.e. no temporary storage)
 - Nets can resolve the results of multiple drivers
 - Nets reflect both a driver value (0, 1, Z, or X) and a driver strength
 - Strength is represented in steps from 0 (weak, low drive) to 7 (strong, high drive)
 - Default drive strength is 6 (strong)
 - Strengths are NOT used in RTL modeling (dependent on target technology)

Synthesizable net types

Type	Representation
real	A double precision floating-point variable
shortreal	A single precision floating-point variable
time	A 64-bit unsigned 4-state variable with timeunit and timeprecision attributes
realtime	A double precision floating-point variable, identical to real
string	A dynamically sized array of byte types that can store a string of 8-bit ASCII characters
event	A pointer variable that stores a handle to a simulation synchronization object
class handle	A pointer variable that stores a handle to a class object (the declaration type is the name of a class, not the keyword class)
chandle	A pointer variable that stores pointers passed into simulation from the SystemVerilog Direct Programming Interface
virtual interface	A pointer variable that stores a handle to an interface port (the interface keyword is optional)

(Generally) non-synthesizable net types

Type	Representation
uwire	An interconnecting net that does not permit or resolve multiple drivers
pull0	An interconnecting net that has the behavior of having a pull-down resistor tied to the net
pull1	An interconnecting net that has the behavior of having a pull-up resistor tied to the net
wand	An interconnecting net that resolves multiple drivers by ANDing the driven values
triand	A synonym for wand , and identical in all ways; can be used to emphasize nets that are expected to have tri-state values
wor	An interconnecting net that resolves multiple drivers by ORing the driven values
trior	A synonym for wor , and identical in all ways; can be used to emphasize nets that are expected to have tri-state values
triereg	An interconnecting net with capacitance; if all drivers are at high-impedance, the capacitance reflects the last resolved driven value

Net assignment and connection rules

- Nets can receive a value from two types of sources:
 - As a connection to an output or inout port
 - As the LHS of a continuous assignment (and assign statement)
- Any changes on the RHS of an assignment cause the LHS to be re-evaluated and LHS updated
 - LHS can be a variable or a net

```
wire [15:0] sum;  
assign sum = a + b;
```
 - An implicit continuous assignment combines the declaration of a net and the assignment

```
wire [15:0] sum = a + b;
```
- Rules for resolving port/connection mismatches:
 - port size < net or variable size – leftmost bits truncated
 - Port size > net or variable size – value of net is left-extended
 - If either port or net/variable is unsized – zero-extended
 - If both port and net/variable are signed – sign-extended

Next Time

- Topics:
 - Modules, Literals, nets, and vars (wrap-up)
 - Simulation with QuestaSim
- You should:
 - Read Sutherland Ch 1, and Ch 2
- Homework, projects and quizzes
 - Graded in-class exercises scheduled for Wed, 8-Apr
 - Homework #1 will be assigned Tue, 13-Apr