# ECE 351 Verilog and FPGA Design

Week 8\_1: SystemVerilog functions and tasks Review Roy's midterm exam solution


Roy Kravitz Electrical and Computer Engineering Department Maseeh College of Engineering and Computer Science

1

2

# Questions about Homework #3?

Write-up: \ece351sp21 hw3 release r1 0\docs\hw3 write up.pdf





# Functions and tasks


### Sources:

· Mark F. and Roy's lecture material from other courses

3

# Functions and tasks

- ☐ SystemVerilog equivalent to programming language subroutines (Tasks) and functions (Functions)
  - Used to implement the same functionality at many places...or to structure/organize the code
  - Allows the designers to abstract SystemVerilog code (ex: breaking large behavioral designs into smaller pieces)
- Value passing
  - Tasks and functions can have input, output and inout arguments
- ☐ Tasks and functions are included in the design hierarchy
  - Can be addressed by hierarchical names like anything else in the hierarchy
- ☐ Tasks and functions are synthesizable and result in hardware for every place they are invoked



# Functions and tasks (cont'd)

5

Functions	Tasks
Can invoke another function but not another task	Can invoke other tasks and functions
Execute in 0 simulation time	May execute in non-zero simulation time
Must not contain any delay, event, or timing control statements	May contain delay, event, or timing control statements
May have zero or more arguments of type input, output, or inout	May have zero or more arguments of type input, output, or inout
May return a single value or no value (void)	Do not return a value, but can pass multiple values though output or inout arguments

ECE 351 Verilog and FPGA Design



5

### 6 **Functions** always @(posedge clock) Declared with the keywords result <= divide(b, a); function and endfunction function int divide (input int numerator, Parameters can be passed denominator); by name or by position if (denominator == 0) begin SystemVerilog functions can \$display("Error! divide by zero"); be of type **void** return 0; end ☐ SystemVerilog functions can have zero arguments return numerator / denominator; endfunction SystemVerilog functions can // SystemVerilog style function call have **input**, **output** and always @ (posedge clock) inout formal arguments result <= divide(.denominator(b), Default is input .numerator(a)); SystemVerilog allows empty function definitions (stubs) Portland State ECE 351 Verilog and FPGA Design

7

# Default arguments

 SystemVerilog allows specification of default formal argument values

```
function void print checksum(ref bit [31:0] a[],
                            input bit [31:0] low = 0,
                            input int high = -1);
 bit [31:0] checksum = 0;
 if (high == -1 | high >= a.size())
   high = a.size()-1;
  for (int i=low; i<=high; i++)
   checksum += a[i];
  $display("The array checksum is %0d", sum);
endfunction
print_checksum(a);
                          // Checksum a[0:size()-1] - default
print_checksum(a, 2, 4); // Checksum a[2:4]
print_checksum(a, 1);  // Start at 1
print_checksum(a,, 2);
                         // Checksum a[0:2]
                          // Compile error: a has no default
print checksum();
```


ECE 351 Verilog and FPGA Design

Portland State

7

# Functions: Example 1

9



# Functions: Example 1 (cont'd)

10

ECE 351 Verilog and FPGA Design




10

# Automatic (recursive) functions

11

- □ Functions are normally used non-recursively
  - Only a single copy of the return variable and any local variables
  - If a function is called concurrently from two locations...or, if a function calls itself (i.e. is recursive) results are nondeterministic
- ☐ Functions can be made <u>automatic</u> (recursive) by adding the keyword <u>automatic</u> to the functional declaration
  - Ex: function automatic integer factorial;
  - All function declarations are allocated dynamically for each recursive call
  - Each call to an automatic function operates in an independent variable space
  - Automatic <u>function items</u> cannot be accessed (even w/ hierarchical references) but the automatic <u>function</u> can be invoked through its hierarchical name



# 12 Example 2: Automatic function // define a factorial with a recursive function module top; // define the function function automatic integer factorial; input [31:0] oper; integer i; begin if (operand >= 2) factorial = factorial (oper -1) \* oper; //recursive call factorial = 1; end endfunction . . . . . . Source: HDL Chip Design by Douglas Smith Portland State

12

ECE 351 Verilog and FPGA Design

# 13 Example 2: Automatic function (cont'd) // call the function integer result; initial begin result = factorial(4); // call the factorial of 4 \$display("Factorial of 4 is %0d", result); //displays 24 end endmodule Source: HDL Chip Design by Douglas Smith Portland State ECE 351 Verilog and FPGA Design

# Signed functions

14

□ SystemVerilog functions can return a signed result


```
module top;
...
// signed function declaration
// returns a 64 bit signed value
function signed [63:0] compute_signed(input [63:0] vector);
...
endfunction
...
//Call to the signed function from the higher module
if(compute_signed(vector) < -3)
begin
...
end
...
end
...
endmodule


ECE 351 Verilog and FPGA Design
```

14

15

Let's write some code for a function





Gray Code -> Binary

Gray Code			Binary Code		
Gray[2]	Gray[1]	Gray[0]	Bin[2]	Bin[1]	Bin[0]
0	0	0	0	0	0
0	0	1	0	0	1
1	0	1	0	1	0
1	0	0	0	1	1
1	1	0	1	0	0
1	1	1	1	0	1
0	1	1	1	1	0
0	1	0	1	1	1
U	<b>1</b>	U	T	1	1

17

ECE 351 Verilog and FPGA Design

17


Portland State



# Review Roy's midterm exam solution

Roy's solutions: ..\..\exams\midterm exam\solution code

ECE 351 Verilog and FPGA Design



19

# Functions and tasks (cont'd)

### Sources:


• Mark F. and Roy's lecture material from other courses

21

# Arrays, structs, unions as arguments

- SystemVerilog allows arrays, structures, and unions to be passed in/out of tasks and functions
  - For structures and unions use typedef
  - Packed arrays treated like vectors; if size doesn't match they are truncated or expanded
  - Unpacked arrays must match length exactly

ECE 351 Verilog and FPGA Design



21

# Passing arguments by reference

22

- □ When task/function is called, inputs are copied into the task/function where they become local values Upon return, outputs are copied to the caller
- ☐ Task/function can reference signals not passed in as arguments (synthesizable)
- However, this makes the task/function less portable/reusable as the referenced signal is hardcoded in the task/function
- SystemVerilog adds pass by reference using ref keyword (only in automatic tasks/functions)
- Careful: semantics of ref arguments means that, unlike other arguments, changes made to them in the task/function will immediately affect the signal outside the task/function
- ref arguments may not be synthesizable...check the supported features for your synthesis tool Portland State ECE 351 Verilog and FPGA Design

# Passing arguments by reference (cont'd)

```
module chip (...);
  typedef struct {
    logic
               valid;
    logic [ 7:0] check;
    logic [63:0] data;
  } packet_t;
  packet_t data_packet;
  logic [7:0] raw_data [0:7];
  always @(posedge clock)
    if (data_ready)
      fill_packet (.data_in(raw_data),
                     .data_out(data_packet) );
  function automatic void fill_packet (
  ref logic [7:0] data_in [0:7], // ref arg
  ref packet_t data_out ); // ref arg
    for (int i=0; i<=7; i++) begin</pre>
      data_out.data[(8*i)+:8] = data_in[i];
      data_out.check[i] = ^data_in[i];
    end
    data_out.valid = 1;
  endfunction
endmodule
```

23

23

# Passing arguments by reference (cont'd) function automatic void fill\_packet const ref logic [7:0] data\_in [0:7] ref packet\_t data\_out); ... endfunction Read-only reference argument


# Named task/function ends

26

```
function int add_and_inc (int a, b);
  return a + b + 1;
endfunction : add_and_inc

task automatic check_results (
  input packet_t sent,
  ref packet_t received,
  ref logic done);
  static int error_count;
  ...
endtask: check_results
```

ECE 351 Verilog and FPGA Design



26

## **Next Time**

27

- □ Topics:
  - Implicit FSM's
  - Writing testbenches
- ☐ You should:
  - Be working on HW #3
- ☐ Homework, projects and quizzes
  - Homework #3 has been released. Due to D2L by 10:00 PM on Mon, 24-May
    - □ No late submissions after Noon on Mon, 01-Jun
  - Graded in-class exercise is schedule for Thu, 27-May

