# ECE 351 Verilog and FPGA Design

Week 7\_1: Blocking and non-blocking assigns (revisited)
Modeling sequential logic


Roy Kravitz Electrical and Computer Engineering Department Maseeh College of Engineering and Computer Science

# What did you think of the midterm?

Problem 1 solution: ..\..\exams\midterm\_exam\solution\_code\sync\_ctr\_mt

ECE 351 Verilog and FPGA Design





Blocking vs. non-blocking assignment


5

- The SystemVerilog standard allows always blocks to be scheduled in any order
  - If the 1st block executes first, the 2nd block will calculate Out based on the new value of Sel
  - If the 2nd block executes first, it will use the old value of Sel to calculate Out
- Solutions include using nonblocking assignment or putting both functions in the same block

```
always_ff @ (posedge clk)
  begin
    Sel = In0;
  end

always_ff @ (posedge clk)
  begin
    if (Sel == 1)
      Out = PB;
  else
      Out = 1'b0;
  end
```

ECE 351 Verilog and FPGA Design




# Blocking vs. non-blocking assignment (cont'd)

 Examples from Cliff Cummings' excellent paper on nonblocking assignments (used with permission of the author)

Download the paper from the Course Content/Other Readings Interesting Articles/CummingsSNUG2000SJ\_NBA

 Suppose you want to write SystemVerilog for the threestage pipeline register below



ECE 351 Verilog and FPGA Design




7

```
module pipeb1 (q3, d, clk);
   output logic [7:0] q3;
   input logic [7:0] d;
   input logic clk;
                                                                        q3
   logic [7:0] q3, q2, q1;
                                            Synthesizes to
   always_ff @(posedge clk) begin
       q1 = d;
       q2 = q1;
       q3 = q2;
                       intermediate stages are optimized out because they are
   end
                          within a single always block and even though the
endmodule
                          statements are blocking, the minimized equation is
                          q3 = d;
```


On every clock rising edge the value of d is transferred directly to q3 without delay!

ECE 351 Verilog and FPGA Design



8


```
module pipeb2 (q3, d, clk);
  output logic [7:0] q3;
  input logic [7:0] d;
  input logic clk;
  logic [7:0] q3, q2, q1;
  always_ff @(posedge clk) begin
    q3 = q2;
    q2 = q1;
    q1 = d;
  end
Synthesizes to
```



endmodule


Changing the order of blocking assignments within a clocked always block yields dramatically different results!

ECE 351 Verilog and FPGA Design



9

```
module pipeb3 (q3, d, clk);
  output logic [7:0] q3;
  input logic [7:0] d;
  input logic clk;
  logic [7:0] q3, q2, q1;
  always_ff@ (posedge clk) q1=d;
  always_ff@ (posedge clk) q2=q1;
  always_ff@ (posedge clk) q3=q2;
endmodule
```



...but simulation results are unpredictable because the three always blocks can be executed in any order

ECE 351 Verilog and FPGA Design




10

```
module pipeb4 (q3, d, clk);
  output [7:0] q3;
  input [7:0] d;
  input clk;
  reg [7:0] q3, q2, q1;
  always@ (posedge clk) q3=q2;
  always@ (posedge clk) q2=q1;
  always@ (posedge clk) q1=d;
endmodule
```

Simulation results are unpredictable just as before

ECE 351 Verilog and FPGA Design



## Non-blocking assignment: Examples #1, #2

When each of the four blocking-assignment examples are rewritten with non-blocking assignments, all four simulate correctly and synthesize correctly

```
module pipen1 (q3, d, clk);
  output logic [7:0] q3;
  input logic [7:0] d;
  input logic clk;
  logic [7:0] q3, q2, q1;
  always_ff @(posedge clk) begin
        q1 <= d;
        q2 <= q1;
        q3 <= q2;
  end
endmodule</pre>
```

```
module pipen2 (q3, d, clk);
  output logic [7:0] q3;
  input logic [7:0] d;
  input logic clk;
  logic [7:0] q3, q2, q1;
  always_ff @(posedge clk) begin
    q3 <= q2;
    q2 <= q1;
    q1 <= d;
  end
endmodule</pre>
```

11

ECE 351 Verilog and FPGA Design

# Non-blocking assignment: Examples #3, #4 12

```
module pipen3 (q3, d, clk);
  output logic [7:0] q3;
  input logic clk;
  logic [7:0] q3, q2, q1;
  always_ff @(posedge clk) q1<=d;
  always_ff @(posedge clk) q2<=q1;
  always_ff @ posedge clk) q3<=q2;
endmodule

module pipen4 (q3, d, clk);
  output logic [7:0] q3;
  input logic [7:0] d;
  input logic [7:0] q3, q2, q1;
  always_ff @(posedge clk) q3<=q2;</pre>
```

endmodule

always\_ff @(posedge clk) q2<=q1; always\_ff @(posedge clk) q1<=d;</pre>

ECE 351 Verilog and FPGA Design

#### Ч

13

## Blocking vs. non-blocking scoreboard

□ Which of the 4 blocking and 4 nonblocking examples are guaranteed to simulate and synthesize correctly?

	Blocking		Nonblocking	
Example	Sim	Synth	Sim	Synth
1	No	No	Yes	Yes
2	Yes	Yes	Yes	Yes
3	No	Yes	Yes	Yes
4	No	Yes	Yes	Yes

ECE 351 Verilog and FPGA Design



# Which assignment should I use?

15

- Recommended:
  - Use non-blocking assignments for modeling clocked processes in sequential logic.
  - Use blocking assignments for modeling combinational logic

ECE 351 Verilog and FPGA Design




## Modeling sequential logic

#### Source material drawn from:

- Roy's ECE 351 and ECE 571 lecture material
- RTL Modeling with SystemVerilog by Stuart Sutherland
- Logic Design and Verification Using SystemVerilog by Donald Thomas


ECE 351 Verilog and FPGA Design





## Shift registers

18





```
A Shift register using 4 D flip-flops
```

```
module shiftreg4 (
    input logic In, Clock
    output Out
);
    logic [1:4] Q;
    assign Out = Q[4];
    always_ff @(posedge Clock)
        Q <= {In, Q[1:3]};</pre>
```

endmodule

ECE 351 Verilog and FPGA Design





## Parallel access shift register (cont'd)

```
D flip-flop with a 2-to-1 multiplexer on the D input
          module muxdff (
               input logic D0, D1, Sel, Clock,
               output logic Q
          );
               always_ff @(posedge Clock)
                    if (!Sel)
                       Q \leftarrow D0;
                    else
                       Q <= D1;
          endmodule: muxdff
Four-bit shift register
          module shift4 (
               input logic [3:0] R,
               input logic L, w, Clock,
               output logic [3:0]
          );
               muxdff Stage3 (w,
                                     R[3], L, Clock, Q[3]);
               muxdff Stage2 (Q[3], R[2], L, Clock, Q[2]);
               muxdff Stage1 (Q[2], R[1], L, Clock, Q[1]);
               muxdff Stage0 (Q[1], R[0], L, Clock, Q[0]);
 endmodule: shift4
ECE 351 Verilog and FPGA Design
```

Portland State

## Parallel access shift register (cont'd)

Alternate code for a four-bit shift register

```
module shift4 (
    input logic [3:0] R,
    input logic L, w, Clock,
    output logic [3:0] Q
);

always_ff @ (posedge Clock)
    if (L)
        Q <= R;
    else begin
        Q[0] <= Q[1]; // Could also be Q <= {w, Q[3:1]};
        Q[1] <= Q[2];
        Q[2] <= Q[3];
        Q[3] <= w;
    end</pre>
```

ECE 351 Verilog and FPGA Design

endmodule: shift4





# An *n*-bit parameterized shift register

```
module shiftn
\#(parameter n = 16)
    input logic [n-1:0] R,
    input logic L, w, Clock,
    output logic [n-1:0] Q
);
    logic [n-1:0] Q;
    always_ff @(posedge Clock)
        if (L)
         Q \leftarrow R;
        else begin
             for (int k = 0; k < n-1; k = k+1) begin
                  Q[k] \leftarrow Q[k+1];
                  Q[n-1] \leftarrow w;
             end
        end
```

endmodule: shiftn

ECE 351 Verilog and FPGA Design





# Synchronous Up-counter

25


A large asynchronous counter can be very slow as the toggle propagates through all the bits

A synchronous counter provides a much Cleaner design

Bit n toggles if all lower significant bits are 1

Clock cycle	Q2 Q1 Q0
0 1 2	0 0 0 0 0 1 0 1 0 Q1 changes Q2 changes
3 4 5	1 0 0 1 0 1 1 1 0 1
6 7 8	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$

ECE 351 Verilog and FPGA Design



Synchronous Up-counter (cont'd) 26


# module upcount ( input logic Resetn, Clock, E output logic [3:0] Q ); logic [3:0] Q; always\_ff @(negedge Resetn or posedge Clock)

if (!Resetn)
 Q <= 4'b0;
else if (E)
 Q <= Q + 1'b1;
else</pre>

Q <= Q;

endmodule: upcount

ECE 351 Verilog and FPGA Design



## Synchronous counter with parallel load

 ${\tt end module}$ 

ECE 351 Verilog and FPGA Design




## Up/Down counter w/ parallel load

```
module updowncount
\#(parameter n = 8)
   input logic [n-1:0] R,
   input logic Clock, L, E, up_down,
   output logic [n-1:0] Q
);
   logic [n-1:0] Q;
   logic direction;
   always_ff @(posedge Clock) begin
       direction = up_down ? 1 : -1;
       if (L)
         Q \leftarrow R;
       else if (E)
         Q <= Q + direction;</pre>
   end
endmodule: updowncount
```


ECE 351 Verilog and FPGA Design






## Other counters – Johnson counter

30




Johnson counter: 0000 -> 1000 -> 1100 -> 1110 -> 1111 -> 0111 -> 0011 -> 0001 -> 0000 ->

ECE 351 Verilog and FPGA Design



## Gray Code counter/mux revisited on last time




Implement a gray-code counter w/ a selectable binary and gray code output

When Conv == 0 you want Out[2:0] to be the unconverted Gray Code from the counter. When Conv == 1 you want the Out[2:0]to be the Binary code from the converter. The 3-bit Up/Down Gray Code counter will be implemented as a FSM. Portland State

ECE 351 Verilog and FPGA Design

32



Next Time

- □ Topics:
  - Modeling sequential logic (wrap-up)
  - Avoiding unintentional latches
- ☐ You should:
  - Read Sutherland Ch 9
- Homework, projects and quizzes
  - Homework #3 will be released by Thu, 13-May. Due to D2L by 10:00 PM on Mon, 24-May

ECE 351 Verilog and FPGA Design

