
ECE 351 Verilog and FPGA Design


Week 7_2: Modeling sequential logic (wrap-up)
Avoiding unintended latches

Roy Kravitz Electrical and Computer Engineering Department Maseeh College of Engineering and Computer Science




Sequential circuits - general form

3



- A Sequential circuit is a circuit where the outputs depend on past behavior and the present value of the inputs
- A Synchronous sequential circuit is a sequential circuit where a clock signal is used to control the sequencing
- A Sequential circuit of this form is also called a Finite State Machine (FSM) Portland State

ECE 351 Verilog and FPGA Design



л

Our first FSM design (FSM)

5

Step 1: Understand the specification

- Specification:
 - The circuit has one input w and one output z
 - All changes occur on the positive edge of a clock signal
 - The output z is equal to 1 if during two immediately preceding clock cycles the input w was equal to 1. Otherwise, z = 0;

Sample Sequence:

Clockcycle:	t0	t1	t2	t3	t4	t5	t6	t7	t8	t9	t10
w:	0	1	0	1	1	0	1	1	1	0	1
<i>z</i> .:	0	0	0	0	0	1	0	0	- Y	1	0

ECE 351 Verilog and FPGA Design


Source: B & V Section 8-1



Our first FSM design example (cont'd)

6

Step 2: Draw a State transition diagram




ECE 351 Verilog and FPGA Design

Source: B & V Section 8-1



Our first FSM design example (cont'd)

Step 3: Map the State transition diagram to a state table



Present	Next	Output	
state	w = 0	w = 1	Z
A	A	В	0
В	A	\mathbf{C}	0
C	A	C	1

ECE 351 Verilog and FPGA Design

Source: B & V Section 8-1



Our first FSM design example (cont'd)

8

Step 4b: Create the State Assigned table


Present	Next	Output	
state	w = 0	w = 1	z
A	A	В	0
В	Α	C	0
C	A	C	1

Present	Next s			
state	w = 0	w = 1	Output	
<i>y</i> ₂ <i>y</i> ₁	Y_2Y_1	Y_2Y_1	z.	
00	00	01	0	
01	00	10	0	
10	00	10	1	
11	dd	dd	d	

A B

C

ECE 351 Verilog and FPGA Design




Q

Our First FSM Design Example (cont'd)

9

Step 4c: Map the State Table to hardware




Step 4d: Use K-maps, alternate state mappings, etc. to minimize logic

Step 5: Draw schematics

ECE 351 Verilog and FPGA Design

Source: B & V Section 8-1



a

Write the SystemVerilog

```
module firstFSMEx (
   input logic clock, resetn, w,
   output logic z
);
   logic [2:1] y, Y;
   enum logic [1:0]{A = 2'b00},
                    B = 2'b01,
                    C = 2'b10;
   // next state logic (comb. block) // Define output
   always comb
      case (y)
         A: if (w) Y = B;
            else
                    Y = A;
         B: if (w) Y = C;
            else
                    Y = A;
         C: if (w) Y = C;
            else
                    Y = A;
         default:
                    Y = 2'bxx;
      endcase
```

ECE 351 Verilog and FPGA Design

// Define the sequential block always_ff @(posedge clock or negedge resetn if (resetn == 0) $y \le A;$ else y <= Y; assign z = (y == C);

endmodule: firstFSMEx

Present	Next	Output	
state	w = 0	w = 1	Z
A	A	В	0
В	Α	\mathbf{C}	0
С	Α	C	1

Portland State

2 always block method

Another way

```
module firstFSMEx (
   input logic clock, resetn, w,
   output logic z
                                       // output logic (comb. block)
);
                                       always comb
   logic [2:1] y, Y;
                                                case (y)
   enum logic [1:0]{A = 2'b00},
                                                         A: z = 1'b0;
                    B = 2'b01,
                                                         B: z = 1'b0;
                    C = 2'b10;
                                                         C: z = 1'b1;
                                                         default: z = 1/bx;
   // next state logic (comb. block)
                                                endcase
   always_comb
      case (y)
                                       // Define the sequential block
         A: if (w) Y = B;
                                       always ff @(posedge clock or negedge resetn)
            else
                     Y = A;
                                          if (resetn == 0)
                                                y \le A;
         B: if (w)
                    Y = C;
                                          else
            else
                     Y = A;
                                                y \le Y;
         C: if (w)
                    Y = C;
                                       endmodule: firstFSMEx
            else
                     Y = A;
         default:
                     Y = 2'bxx;
      endcase
                                                                 Portland State
ECE 351 Verilog and FPGA Design
                                 3 always block method
```

Yet another way

```
module firstFSMEx (
   input logic clock, resetn, w
   output logic z
);
   logic [2:1] y, Y;
   enum logic [1:0]{A = 2'b00},
                     B = 2'b01,
                     C = 2'b10;
   // Define the sequential block
   always ff @(posedge clock or negedge resetn)
      if (resetn == 0)
          y <= A
      else
         case (y)
            A: if (w) y \le B else y \le A;
            B: if (w) y \le C else y \le A;
            C: if (w) y \le C else y \le A;
            default: y <= 2'bxx;</pre>
         endcase
   // Define output
   assign z = (y == C);
```

Present state	Next state $w = 0 w = 1$		Output z
A	A	B	0
B	A	C	0
C	A	C	1

endmodule: firstFSMEx


ECE 351 Verilog and FPGA Design


Portland State

1 always block method


Mealy state model

13





output is in transition (Mealy)




Mealy state model (cont'd)


14

Present	Next st	tate	Output z		
state	w = 0	w = 1	w = 0	w = 1	
A	A	В	0	0	
В	A	В	0	1	

	Present	Next	state	Output		
	state	w = 0	w = 1	w = 0	w = 1	
	y	Y	Y	Z.	Z.	
A	0	0	1	0	0	
В	1	0	1	0	1	

ECE 351 Verilog and FPGA Design






Write the SystemVerilog

16

ECE 351 Verilog and FPGA Design

2 always block model



Coding to avoid unintentional latches

Sources:

 RTL Modeling with System Verilog for Simulation and Synthesis, Stuart Sutherland

ECE 351 Verilog and FPGA Design




Inferring latches

Synthesis will infer a latch whenever a non-clocked always block is entered and there is a possibility that one or more of the variables used on the LHS of an assignment will not be updated

Two reasons:

- Incomplete decision statements
 - Does not have a decision branch for every possible value of the decision expression
 - Can occur with either if..else and case statements
- Incomplete decision branches
 - Does not make assignments to all of the variables that are outputs of the procedure

Can occur anywhere in the RTL models where if..else or case statements are used



Examples of inferring latches (cont'd)

Incomplete decision statements

```
always_comb begin // 3-to-1 multiplexor
  case (select)
  2'b00: y = a;
  2'b01: y = b;
```

Incomplete decision branches

```
always_comb begin // add or subtract
case (mode)
    1'b0: add_result = a + b;
    1'b1: subtract_result = a - b;
endcase
end
```

Inadvertent latches in state machine models

```
always_comb begin
```

endcase

end

2'b10: y = c;

```
case (current state)
                       // 5 states, binary count encoding
   3'b000: control_bus = 4'b0000;
   3'b001: control_bus = 4'b1010;
   3'b011: control_bus = 4'b1110;
   3'b100: control_bus = 4'b0110;
                                     always_comb begin
   3'b101: control_bus = 4'b0101;
                                       case (1'b1)
                                                             // 5 states, one-hot encoding
 endcase
                                         current state[0]: control bus = 4'b0110;
end
                                         current state[1]: control bus = 4'b1010;
                                         current state[2]: control bus = 4'b1110;
                                         current state[3]: control bus = 4'b0110;
                                         current state[4]: control bus = 4'b0101;
                                       endcase
                                     end
```

ECE 351 Verilog and FPGA Design



Avoiding inferred latches


 Best practice is to avoid them by fully specifying all of the output values of decision statements for all the possible decision branches

But if you can't...or decide not to:

- Five common coding styles:
 - Use a default case item to assign known output values
 - Use a pre-case assignment before the case statement that assigns known known output values
 - Use the unique and priority decision modifiers
 - Use the obsolete...and dangerous...full_case_synthesis
 - Use an X assignment value to indicate don't care conditions

Portland State

Example 9.2



```
module simple_fsm
(input logic clk, rstN,
 output logic get_ready, get_set, get_going
 SET = 3'b011,
                                = 3'b111} states t;
 states_t current_state, next_state;
  // state sequencer
  always_ff @(posedge clk or negedge rstN) // async reset
   if (!rstN) current_state <= RESET; // active-low reset</pre>
             current_state <= next_state;
  // next state decoder
 always_comb begin
  case (current_state)
     RESET : next_state = READY;
     READY : next_state = SET;
SET : next_state = GO;
GO : next_state = READY;
   endcase
  always_comb begin
    case (current_state)
     READY : get_ready = '1;
SET : get_set = '1;
            : get_going = '1;
     GO
   endcase
 end
endmodule: simple fsm
```

ECE 351 Verilog and FPGA Design

Style 1:Default case item w/ known values

```
always_comb begin
  case (current_state)
    RESET : next_state = READY;
    READY : next_state = SET;
    SET : next_state = GO;
    GO : next_state = READY;
    endcase
end

always_comb begin
    case (current_state)
```

case (current_state)
 RESET : next_state = READY;
 READY : next_state = SET;
 SET : next_state = GO;
 GO : next_state = READY;

default: next_state = RESET; // reset if error
endcase

end

// next state decoder



Style 2: Pre-case assignment, known values

```
// output decoder (using pre-case assignment)
// next state decoder
always_comb begin
                         always comb begin
 case (current_state)
                           {get_ready, get_set, get_going} = 3'b000; // clear bits
  RESET : next_state = READY;
                          case (current_state)
  READY : next_state = SET;
  SET : next_state = GO;
                            READY : get_ready = '1;
       : next_state = READY;
  GO
                                  : get set = '1;
 endcase
                                   : get going = '1;
                            GO
                           endcase
   always comb begin
    _next state = RESET; // default to reset if invalid state
      case (current state)
        RESET
                  : next state = READY;
        READY
                 : next state = SET;
        SET
                 : next state = GO;
                  : next state = READY;
      endcase
   end
```

ECE 351 Verilog and FPGA Design



23

Style 3: unique and priority modifiers

```
// next state decoder
always_comb begin
  case (current_state)
  RESET : next_state = READY;
  READY : next_state = SET;
  SET : next_state = GO;
  GO : next_state = READY;
  endcase
end
```

always comb begin

```
nique case (current_state)

RESET : next_state = READY;

READY : next_state = SET;

SET : next_state = GO;


GO : next_state = READY;

endcase
end
```


ECE 351 Verilog and FPGA Design



Let's write some code for a FSM



A more complex pattern recognizer




A pattern recognizer state machine has a single input w and an output p. The pattern recognizer should generate p = 1 when the previous 4 values of w were 1001 or 1111; otherwise, p = 0. Overlapping input patterns are allowed and should generate the correct output.

An example of the desired behavior for the state machine is:

w: 010111100110011111p: 000000100100010011

The inputs to the module are *w*, *clock*, and *reset*. There is one output, *p*.




Next Time

□ Topics:

- Functions and tasks
- Review midterm exam solutions
- You should:
 - Review Sutherland Ch 6 (Functions and Tasks)
 - Read Sutherland Ch 9
- Homework, projects and quizzes
 - Homework #3 will be released Thu, 13-May. Due to D2L by 10:00 PM on Mon, 24-May

ECE 351 Verilog and FPGA Design



27