ECE 351
Verilog and FPGA Design

Lecture 2_2: Simulating w/ QuestaSim
Exercise 1 – Putting it all together

Roy Kravitz
Electrical and Computer Engineering Department
Maseeh College of Engineering and Computer Science

Portland State UNIVERSITY

1

Review: Event list

- A time-ordered list of events is maintained
  - All events for a given time are kept together in an event list ordered by time
  - Events are handled at the given time and possibly schedule their output to change at a later time (a new event)
  - Here, these are update events



Portland State UNIVERSITY

2

Pseudo Code: Event-driven simulation

One traversal of the while loop is a *simulation cycle.*

```
put all initial and always blocks in the event list
while something in time-ordered event list {
        advance simulation time to first event's time
        retrieve all events e for this time
        update state from all update-event values

        For each event e in arbitrary order {
            If it's an update event {
                follow fanout, evaluate gates there
                If an output changes
                    schedule update event for it
            }
            else // it's an evaluation event
                evaluate the model
        }
}
```


Event scheduling



- Blocking assigns (`assign a = b`) – model combinational logic
- Non-blocking assigns (`a <= b`) – model sequential logic

Sutherland Figure 1-8

Logic simulation w/ QuestaSim

Example: ..\examples\ripple_carry_counter.pdf

QuestaSim Tutorial: ..\docs\Questa® SIM Tutorial.pdf

Using QuestaSim at PSU: ..\docs\UsingMentorQuestaAtPSU_R2_0.pdf

Some definitions

- **Module** – the basic building block in Verilog
  - Can be an element or a collection of lower-level design blocks
  - Can provide abstraction…hides the details of the implementation (i.e. possible to modify block internals without affecting the rest of the design)
- **Instance** – Module is a template, instance is the actual object
- **Simulation** – The act of applying inputs to and monitoring the outputs from a Verilog model
- There are two distinct components of a simulation
  - **Design Block** – the implementation of the desired functionality
  - **Stimulus Block (Test Bench or Testbench)** – The inputs applied to the design block

Display tasks

- Verilog supports system tasks for performing I/O, generating random numbers, initializing memory, etc.
  - Modeled after C library calls, but typically less flexible
  - All system tasks have the form `$<keyword>`
- Display tasks:
  - `$display()` – prints information on `stdout` w/ new line char
  - `$write()` – prints information on `stdout` w/o new line char
  - `$strobe()` – like `$display()` except prints at end of time step (e.g. all events have been processed)
  - `$monitor()` – continually monitors all of the arguments and prints whenever any of the signals being monitored changes

$display()

- `$display()` - displays values of variables or strings or expressions
  - *u*sage: `$display(format_desc, p1, p2, p3,…,pn);`
  - Format description is similar to C (`%d`, `%b`, etc. work)
  - Ex: `$display("ID of the port is %b", port_id);`
- You must explicitly tell Verilog to `$display` something…in other words, the `$display()` must be in a block of executable code
- Common problem: $display() is invoked in a situation where (simulation) time does not advance
  - Ex:

```
for (i = 0, i< 100, i = i+1)
    $display($time, x, y, z);
```

  - Simple fix: `#5 $display(…); // add some delay`

$monitor()

- `$monitor()` - displays values of variables or strings or expressions whenever their value(s) change
  - *u*sage: `$monitor(p1, p2, p3,…,pn);`
  - All the variables in the list are displayed whenever one or more of them change
  - Ex:

```
$monitor($time, "clock = %b, reset = %b", clock, reset);
```

  - `$monitoron, $monitoroff` enable and disable monitoring

Delays

- SystemVerilog simulators model the behavior of a digital system over time and support delays (specified in time units)
  - `assign #2 sum = a ^ b  // #2 refers to time units`
  - Behavior: `sum` is assigned to `a ^ b` two time units after the current time whenever either `a` or `b` or both change
- You can associate time units to "physical" time using the `timeunit and timeprecison statements`
  - `ex: timeunit 1ns; timeprecision 100ps` (or `timeunit 1ns/100ps`)
    - 1 time unit = 1ns, precision is 100ps (e.g., all delays rounded to 0.1ns)
  - Normally put into each module but only useful for simulation…synthesis ignores delays in the code because delays are technology-specific
  - No default defined in the spec…up to the vendor
- There are several ways to assign delays and they are dependent on context…more on this later

Delays (cont'd)

```
module decoder2x4 (
 input logic A, B, EN,
 output logic [0:3] Z
);

timeunit 1ns/1ns;

logic Abar, Bbar;

assign #1 Abar = ~A;
assign #1 Bbar = ~B

assign #2 Z[0] = ~(Abar & Bbar & EN);
assign #2 Z[1] = ~(Abar & B & EN);
assign #2 Z[2] = ~(A & Bbar & EN);
assign #2 Z[3] = ~(A & B & EN);

endmodule : decoder2x4
```





Original example: Bhasker, Verilog HDL Primer, 3rd Edition

Testbenches

- The functionality of a design can be tested by applying stimulus and checking for a correct result
  - The stimulus block is commonly called a Test Bench
  - Test benches can be written in Verilog using the full feature set of the language
  - You can build one or more test benches, each focusing on a specific piece of functionality
  - Obvious…but worth saying – The correctness of the design depends heavily on the effectiveness of the test cases
  - Two approaches:





Our Example

Example: 4-bit Ripple Carry Counter





reset	q_n	q_{n+1}
1	1	0
1	0	0
0	0	1
0	1	0

Specification:

Increments count (*q[0:3]*) by 1 on every negative edge of *clock*; count is set 4'b0000 when *reset* is asserted

Source: Palnitkar, Verilog HDL, 2nd Edition

Hierarchy



Source: Palnitkar, Verilog HDL, 2nd Edition

Design block – D flip-flop


```
// D flip-flop with asynchronous reset – RTL model
module DFF(
  output logic q,
  input logic d, clk, reset
);

always_ff @(negedge clk or posedge reset) begin
  if (reset)
    q <= 1'b0;
  else
    q <= d;
end

endmodule : DFF
```



Design Block – TFF Sub-block


```
// Toggle Flip-flop
module TFF (
  output logic q,
  input logic clk, reset
);

logic d;

// instantiate a D flip-flop
DFF dff0(.q, .d, .clk, .reset);

// create the toggle flip-flop by driving input with inverted output
not n1(d, q); // not is a Verilog provided primitive.

endmodule : TFF
```





Design block – top-level

```
// Top level module for 4-bit Ripple Carry Counter
module ripple_carry_counter (
  output [3:0] count,
  input clk, reset
);
// internal signals
logic q0, q1, q2, q3;

//instantiate 4 toggle flip-flops
TFF tff0(q0,clk, reset);
TFF tff1(q1,q0, reset);
TFF tff2(q2,q1, reset);
TFF tff3(q3,q2, reset);
assign count = {q3, q2, q1, q0};

endmodule : ripple_carry_counter
```





Source: Palnitkar, Verilog HDL, 2nd Edition

Ex: Stimulus block for Ripple Carry Counter

```
// Stimulus module to test the ripple carry counter
// Toggle reset and watch it count
// NOTE: There are no external ports - typical for test benches
module stimulus;
  logic clk;
  logic reset;
  logic[3:0] q;

  // instantiate the design under test (DUT)
  ripple_carry_counter DUT(.*);

  // Create the clk signal that drives the design block.
  initial begin
    clk = 1'b0;
  end // initial block

  always begin
    #5 clk = ~clk;
  end // always block

  …
```


Source: Palnitkar, Verilog HDL, 2nd Edition

Ex: Stimulus Block for Ripple Carry Counter


```
// Monitor the outputs
  initial begin
    $monitor($time, " Output q = %d",  q);
  end

  // Control the reset signal that drives the design block
  initial begin : test_vectors
    #0  reset = 1'b1;
    #15   reset = 1'b0;
    #180reset = 1'b1;
    #10   reset = 1'b0;
    #20   $stop;
  end : test_vectors
endmodule : stimulus
```


Using the QuestaSim GUI

Create a new QuestaSim Project and add the source files

`File/New Project…`



Using the QuestaSim GUI (cont'd)

Compile the source files

`Compile/Compile All`



Using the QuestaSim GUI (cont'd)

Load the simulation model

`Select Library tab, open work directory, select top module, right click and select Simulate`



Using the QuestaSim GUI (cont'd)

Run the simulation



Using the QuestaSim GUI (cont'd)



Exercise 1 - Putting it all together
(implementing an 8-bit ripple-carry adder)

Steps:

- Create a gate-level module for a single-bit full adder
- Create a 4-bit ripple carry adder by instantiating and connecting 4 single-bit full adders
- *Create an 8-bit ripple carry adder DUT by instantiating and connecting two instances of the 4-bit ripple carry adder*
- *Simulate your design with the testbench I provided*
- *Submit your source code and a transcript showing your simulation results to your Exercise 1 dropbox on D2L*
  - *Due to D2L by 5:00 PM on Friday*

Single-bit full adder schematic



Write a SystemVerilog module (file: `fa.sv`) that implements this schematic using gate-level modeling

Single-bit full adder module starter code

```
////////////////////////////////////////////
// fa.sv - Single bit full adder
//
// author:  <name> (<email address>)
////////////////////////////////////////////
module FA (
  input logic A, B, Cin,      // a, b, and carry_in inputs
  output logic S, Cout        // sum and carry out outputs
);

// ADD YOUR CODE HERE

endmodule : FA
```


4-bit Ripple Carry Adder



Write a SystemVerilog module (file: `adder_4bits.sv`) that implements this schematic by instantiating 4 instances of FA and connecting the inputs and outputs.

4-bit adder module starter code


```
//////////////////////////////////////////
// adder_4bits.sv - 4 bit adder
//
// Author:  <name> (<email address>)
//////////////////////////////////////////
module adder_4bits (
  input logic [3:0] A, B,
  input logic C0,
  output logic [3:0] S,
  output logic C4
);

// internal variables
wire C1, C2, C3;

// instantiate and connect four FA's
// ADD YOUR CODE HERE

endmodule: adder_4bits
```


Top level 8-bit ripple carry adder (the DUT)



Write a SystemVerilog module (file: dut.sv) that instantiates and connects to adder_4bits

Top level starter code

```
////////////////////////////////////////////
// dut.sv - 8-bit Ripple Carry Adder
//
// Author:  <name> (<email address>)
////////////////////////////////////////////
module dut (
  input logic [7:0] ain, bin,
  input logic cin,
  output logic [7:0] sum,
  output logic cout
);

timeunit 1ns/1ns;

// ADD YOUR CODE HERE

endmodule: dut
```


Simulate your design



Build a project in QuestaSim and simulate your design. Submit your SystemVerilog source code and a transcript of your successful simulation to D2L by Noon on Friday

Next Time

- Topics:
  - Exercise 1 solution
  - Packed and unpacked arrays
  - Parameters and constants
- You should:
  - Finish writing, simulate and submit your "in-class" exercise results to D2L (worth up to 20 pts)
    - Include the SystemVerilog code that you wrote and a transcript showing your simulation results.
    - Put all of the files and the transcript in a single .zip or rar file named <yourname>_exercise1 (ex: rkravitz_exercise1.zip)
    - Deadline is 5:00 PM on Friday 09-April
- Homework, projects and quizzes
  - Homework #1 will be assigned Tue, 13-Apr