ECE 351 Verilog and FPGA Design

Week 7_1: Blocking and non-blocking assigns (revisited)
Modeling sequential logic


Roy Kravitz Electrical and Computer Engineering Department Maseeh College of Engineering and Computer Science

1

2

What did you think of the midterm?

Problem 1 solution: ..\..\exams\midterm_exam\solution_code\sync_ctr_mt



Blocking and non-blocking assignments (Revisited)

4


Blocking vs. non-blocking assignment

5

- ☐ The SystemVerilog standard allows always blocks to be scheduled in any order
 - If the 1st block executes first, the 2nd block will calculate Out based on the new value of Sel
 - If the 2nd block executes first, it will use the old value of Sel to calculate Out
- Solutions include using nonblocking assignment or putting both functions in the same block

```
always_ff @ (posedge clk)
  begin
    Sel = In0;
  end

always_ff @ (posedge clk)
  begin
    if (Sel == 1)
        Out = PB;
    else
        Out = 1'b0;
  end
```




Blocking vs. non-blocking assignment (cont'd)

 Examples from Cliff Cummings' excellent paper on nonblocking assignments (used with permission of the author)

Download the paper from the Course Content/Other Readings Interesting Articles/CummingsSNUG2000SJ_NBA

 Suppose you want to write SystemVerilog for the threestage pipeline register below





ECE 351 Verilog and FPGA Design



6

7 Blocking assignment: Example #1 module pipeb1 (q3, d, clk); output logic [7:0] q3; input logic [7:0] d; input logic clk; logic [7:0] q3, q2, q1; Synthesizes to always_ff @(posedge clk) begin q1 = d;q2 = q1;q3 = q2;intermediate stages are optimized out because they are end within a single always block and even though the statements are blocking, the minimized equation is endmodule q3 = d;On every clock rising edge the value of d is transferred directly to q3 without delay! Portland State ECE 351 Verilog and FPGA Design





module pipeb4 (q3, d, c1k); output [7:0] q3; input [7:0] d; input c1k; reg [7:0] q3, q2, q1; always@ (posedge c1k) q3=q2; always@ (posedge c1k) q2=q1; always@ (posedge c1k) q1=d; endmodule Simulation results are unpredictable just as before

10

```
Non-blocking assignment: Examples #1, #2
    When each of the four blocking-assignment examples are
   rewritten with non-blocking assignments, all four simulate
                correctly and synthesize correctly
module pipen1 (q3, d, clk);
   output logic [7:0] q3;
   input logic [7:0] d;
   input logic clk;
   logic [7:0] q3, q2, q1;
                                  module pipen2 (q3, d, clk);
   always_ff @(posedge clk) begin
                                     output logic [7:0] q3;
     q1 <= d;
                                     input logic [7:0] d;
     q2 <= q1;
                                     input logic clk;
      q3 <= q2;
                                     logic [7:0] q3, q2, q1;
   end
                                     always_ff @(posedge clk) begin
endmodule
                                        q3 <= q2;
                                        q2 <= q1;
                                        q1 <= d;
                                     end
                                  endmodule
ECE 351 Verilog and FPGA Design
```

Non-blocking assignment: Examples #3, #4 12 module pipen3 (q3, d, clk); output logic [7:0] q3; input logic [7:0] d; input logic clk; logic [7:0] q3, q2, q1; always_ff @(posedge clk) q1<=d; always_ff @(posedge clk) q2<=q1; always_ff @ posedge clk) q3<=q2;</pre> endmodule module pipen4 (q3, d, clk); output logic [7:0] q3; input logic [7:0] d; input logic clk; logic [7:0] q3, q2, q1; always_ff @(posedge clk) q3<=q2; always_ff @(posedge clk) q2<=q1;</pre> always_ff @(posedge clk) q1<=d;</pre> ECE 351 Verilog and FPGA Design

endmodule


12

Blocking vs. non-blocking scoreboard

13

Which of the 4 blocking and 4 nonblocking examples are guaranteed to simulate and synthesize correctly?

	Blocking		Nonblocking	
Example	Sim	Synth	Sim	Synth
1	No	No	Yes	Yes
2	Yes	Yes	Yes	Yes
3	No	Yes	Yes	Yes
4	No	Yes	Yes	Yes



Which assignment should I use?

15

□ Recommended:

- Use non-blocking assignments for modeling clocked processes in sequential logic.
- Use blocking assignments for modeling combinational logic

ECE 351 Verilog and FPGA Design



16

15

Modeling sequential logic

Source material drawn from:

- Roy's ECE 351 and ECE 571 lecture material
- RTL Modeling with SystemVerilog by Stuart Sutherland
- Logic Design and Verification Using SystemVerilog by Donald Thomas





Shift registers and counters

Sources:

- Roy's lecture notes from days long past (2003 2004)
- Fundamentals of Digital Logic with Verilog 1st Edition, Stephen Brown and Zvonko Vranesic, McGraw-Hill, 2003

17





```
20
 Parallel access shift register (cont'd)
 D flip-flop with a 2-to-1 multiplexer on the D input
          module muxdff (
               input logic D0, D1, Sel, Clock,
               output logic Q
          );
               always_ff @(posedge Clock)
                   if (!Sel)
                      Q <= D0;
                      Q <= D1;
          endmodule: muxdff
Four-bit shift register
          module shift4 (
               input logic [3:0] R,
               input logic L, w, Clock,
               output logic [3:0]
          );
               muxdff Stage3 (w,
                                    R[3], L, Clock, Q[3]);
              muxdff Stage2 (Q[3], R[2], L, Clock, Q[2]);
muxdff Stage1 (Q[2], R[1], L, Clock, Q[1]);
               muxdff Stage0 (Q[1], R[0], L, Clock, Q[0]);
 endmodule: shift4
ECE 351 Verilog and FPGA Design
                                                                 Portland State
```

Parallel access shift register (cont'd)

21


Alternate code for a four-bit shift register

```
module shift4 (
    input logic [3:0] R,
    input logic L, w, Clock,
    output logic [3:0] Q
);

always_ff @(posedge Clock)
    if (L)
        Q <= R;
    else begin
        Q[0] <= Q[1]; // Could also be Q <= {w, Q[3:1]};
        Q[1] <= Q[2];
        Q[2] <= Q[3];
        Q[3] <= w;
    end</pre>
```

endmodule: shift4

ECE 351 Verilog and FPGA Design





21

An *n*-bit parameterized shift register

22

```
module shiftn
   \#(parameter n = 16)
       input logic [n-1:0] R,
       input logic L, w, Clock,
       output logic [n-1:0] Q
   );
       logic [n-1:0] Q;
       always_ff @(posedge Clock)
           if (L)
             Q \leftarrow R;
           else begin
                for (int k = 0; k < n-1; k = k+1) begin
                     Q[k] \leftarrow Q[k+1];
                     Q[n-1] <= w;
                end
           end
    endmodule: shiftn
                                                           Portland State
ECE 351 Verilog and FPGA Design
```





Synchronous Up-counter (cont'd)

26

ECE 351 Verilog and FPGA Design




26


Synchronous counter with parallel load


27


```
module upcount (
     input logic [3:0] R,
     input logic Resetn, Clock, E, L,
     output logic [3:0] Q
);
     logic [3:0] Q;
     always_ff @(negedge Resetn or posedge Clock)
         if (!Resetn)
           Q <= 0;
         else if (L)
           Q \leftarrow R;
         else if (E)
           Q \leftarrow Q + 1; // for a down counter Q \leftarrow Q - 1;
         else
           Q <= Q;
endmodule
```




```
28
Up/Down counter w/ parallel load
   module updowncount
   \#(parameter n = 8)
      input logic [n-1:0] R,
      input logic Clock, L, E, up_down,
      output logic [n-1:0] Q
   );
      logic [n-1:0] Q;
      logic direction;
      always_ff @(posedge Clock) begin
         direction = up_down ? 1 : -1;
         if (L)
           Q \leftarrow R;
         else if (E)
           Q <= Q + direction;
      end
   endmodule: updowncount
                                                      Portland State
ECE 351 Verilog and FPGA Design
```









Next Time Topics: Modeling sequential logic (wrap-up) Avoiding unintentional latches You should: Read Sutherland Ch 9 Homework, projects and quizzes Homework #3 will be released by Thu, 13-May. Due to D2L by 10:00 PM on Mon, 24-May