# ECE 351 Verilog and FPGA Design

Week 7\_2: Modeling sequential logic (wrap-up)
Avoiding unintended latches


Roy Kravitz Electrical and Computer Engineering Department Maseeh College of Engineering and Computer Science


1

# Finite State Machines

#### Sources:

- Roy's lecture notes from days long past (2003 2004)
- Fundamentals of Digital Logic with Verilog 1<sup>st</sup> Edition, Stephen Brown and Zvonko Vranesic, McGraw-Hill, 2003






## Our first FSM design (FSM)

5

#### Step 1: Understand the specification

- Specification:
  - The circuit has one input w and one output z
  - All changes occur on the positive edge of a clock signal
  - The output z is equal to 1 if during two immediately preceding clock cycles the input w was equal to 1. Otherwise, z = 0;

#### Sample Sequence:



ECE 351 Verilog and FPGA Design

Source: B & V Section 8-1


Portland State

5

# Our first FSM design example (cont'd)

6

#### Step 2: Draw a State transition diagram




ECE 351 Verilog and FPGA Design

Source: B & V Section 8-1

Portland State

# Our first FSM design example (cont'd)


Step 3: Map the State transition diagram to a state table



Present	Next state		Output	
state	w = 0	w = 1	Z	
A	A	В	0	
В	A	C	0	
C	A	C	1	

ECE 351 Verilog and FPGA Design

Source: B & V Section 8-1



7

## Our first FSM design example (cont'd)

8

7

Step 4b: Create the State Assigned table


Present	Next	Output	
state	w = 0	w = 1	z
A	A	В	0
В	Α	C	0
С	Α	C	1


A B C

Present	Next state		
state	w = 0	w = 1	Output
<sup>y</sup> 2 <sup>y</sup> 1	$Y_2Y_1$	$Y_2Y_1$	Z
00	00	01	0
01	00	10	0
10	00	10	1
11	dd	dd	d

ECE 351 Verilog and FPGA Design








```
11
Another way
module firstFSMEx (
   input logic clock, resetn, w,
   output logic z
                                      // output logic (comb. block)
                                      always_comb
   logic [2:1] y, Y;
                                              case (y)
   enum logic [1:0]{A = 2'b00},
                                                       A: z = 1/b0;
                    B = 2'b01,
                                                       B: z = 1/b0;
                    C = 2'b10;
                                                       C: z = 1/b1;
                                                       default: z = 1/bx;
   // next state logic (comb. block)
                                              endcase
   always_comb
      case (y)
                                      // Define the sequential block
         A: if (w) Y = B;
                                      always_ff @ (posedge clock or negedge resetn)
            else
                    Y = A;
                                         if (resetn == 0)
                                              y <= A;
         B: if (w) Y = C;
            else
                    Y = A;
                                               y <= Y;
         C: if (w) Y = C;
                                      endmodule: firstFSMEx
            else
                    Y = A:
         default:
                    Y = 2'bxx;
      endcase
                                                             Portland State
ECE 351 Verilog and FPGA Design
                                3 always block method
```

```
12
Yet another way
module firstFSMEx (
   input logic clock, resetn, w
   {\tt output\ logic\ z}
   logic [2:1] y, Y;
   enum logic [1:0]{A = 2'b00},
                     B = 2'b01,
                     C = 2'b10;
    // Define the sequential block
   always ff @(posedge clock or negedge resetn)
      if (resetn == 0)
                                                                Next state
                                                     Present
                                                                             Output
          y <= A
                                                      state
      else
                                                             w = 0
                                                                    w = 1
         case (y)
            A: if (w) y \le B else y \le A;
                                                                                0
                                                       Α
                                                               Α
                                                                       В
             B: if (w) y \le C else y \le A;
                                                                       \mathbf{C}
                                                                                0
                                                       В
                                                               A
             C: if (w) y <= C else \dot{y} <= A;
             default: y <= 2'bxx;</pre>
                                                       C
                                                               Α
                                                                       C
                                                                                1
         endcase
    // Define output
   assign z = (y == C);
 endmodule: firstFSMEx
                                                            Portland State
ECE 351 Verilog and FPGA Design
                                 1 always block method
```




#### Next state Output Present state w = 0w = 1w = 10 0

Mealy state model (cont'd)

	Present	Next state		Output	
	state	w = 0	w = 1	w = 0	w = 1
	y	Y	Y	z	z
A	0	0	1	0	0
В	1	0	1	0	1

ECE 351 Verilog and FPGA Design





```
16
Write the SystemVerilog
 module firstFSMEx (
        input logic clock, resetn, w,
        output logic z
 );
        logic y;
        // Define the sequential block
        always_ff @(posedge clock or negedge resetn)
               if (resetn == 0)
                  y \le 1;b0
               else
                  y \le w;
        // Define output block
        always_comb
               z = w & y;
 endmodule
                                              Portland State
ECE 351 Verilog and FPGA Design
                       2 always block model
```




## Coding to avoid unintentional latches

#### Sources:

 RTL Modeling with System Verilog for Simulation and Synthesis, Stuart Sutherland

ECE 351 Verilog and FPGA Design



17

## Inferring latches

18


Synthesis will infer a latch whenever a non-clocked always block is entered and there is a possibility that one or more of the variables used on the LHS of an assignment will not be updated

#### Two reasons:

- Incomplete decision statements
  - Does not have a decision branch for every possible value of the decision expression
  - Can occur with either if..else and case statements
- ☐ Incomplete decision branches
  - Does not make assignments to all of the variables that are outputs of the procedure

Can occur anywhere in the RTL models where if..else or case statements are used

ECE 351 Verilog and FPGA Design



# Examples of inferring latches (cont'd)

19

#### Incomplete decision statements

#### Incomplete decision branches

```
always_comb begin // 3-to-1 multiplexor
case (select)
  2'b00: y = a;
  2'b01: y = b;
  2'b10: y = c;
endcase
```

# always\_comb begin // add or subtract case (mode) 1'b0: add\_result = a + b; 1'b1: subtract\_result = a - b; endcase end


#### Inadvertent latches in state machine models

```
always_comb begin
case (current st
```

end

```
// 5 states, binary count encoding
  case (current state)
    3'b000: control_bus = 4'b0000;
    3'b001: control_bus = 4'b1010;
    3'b011: control_bus = 4'b1110;
    3'b100: control_bus = 4'b0110;
                                       always_comb begin
    3'b101: control_bus = 4'b0101;
                                         case (1'b1)
                                                                 // 5 states, one-hot encoding
  endcase
                                           current_state[0]: control_bus = 4'b0110;
                                            current_state[1]: control_bus = 4'b1010;
current_state[2]: control_bus = 4'b1110;
end
                                            current_state[3]: control_bus = 4'b0110;
                                            current_state[4]: control_bus = 4'b0101;
                                          endcase
```

ECE 351 Verilog and FPGA Design



19

## Avoiding inferred latches

20


Best practice is to avoid them by fully specifying all of the output values of decision statements for all the possible decision branches

But if you can't...or decide not to:

- □ Five common coding styles:
  - Use a default case item to assign known output values
  - Use a pre-case assignment before the case statement that assigns known known output values
  - Use the unique and priority decision modifiers
  - Use the obsolete...and dangerous...full\_case\_synthesis
  - Use an X assignment value to indicate don't care conditions

ECE 351 Verilog and FPGA Design





```
22
 Style 1:Default case item w/ known values
// next state decoder
always_comb begin
 rease (current_state)

RESET : next_state = READY;

READY : next_state = SET;

SET : next_state = GO;

GO : next_state = READY;
 endcase
always_comb begin
   case (current state)
     RESET : next state = READY;
     READY : next state = SET;
              : next state = GO;
                : next_state = READY;
 default: next state = RESET;
                                                 // reset if error
   endcase
end
                                                          Portland State
 ECE 351 Verilog and FPGA Design
```

#### Style 2: Pre-case assignment, known values // output decoder (using pre-case assignment) // next state decoder always\_comb begin always\_comb begin RESET : next\_state = READY; READY : next\_state = SET; SET : next\_state = GG; GO : next\_state = READY; {get\_ready, get\_set, get\_going} = 3'b000; // clear bits case (current\_state) READY : get\_ready = '1; SET : get\_set = '1; GO : get\_going = '1; endcase GO endcase end always comb begin \_next\_state = RESET; // default to reset if invalid state case (current state) RESET : next state = READY; READY : next state = SET; : next state = GO; GO : next\_state = READY; endcase end Portland State ECE 351 Verilog and FPGA Design

23

```
24
Style 3: unique and priority modifiers
    // next state decoder
    always_comb begin
     rease (current state)

RESET : next_state = READY;


READY : next_state = SET;

SET : next_state = GO;

GO : next_state = READY;
     endcase
               always comb begin
                  unique case (current state)
                     RESET : next state = READY;
                     READY : next_state = SET;
                                : next state = GO;
                                : next state = READY;
                  endcase
               end
                                                             Portland State
ECE 351 Verilog and FPGA Design
```

### Let's write some code for a FSM


ECE 351 Verilog and FPGA Design



25

## A more complex pattern recognizer

26




A pattern recognizer state machine has a single input w and an output p. The pattern recognizer should generate p=1 when the previous 4 values of w were 1001 or 1111; otherwise, p=0. Overlapping input patterns are allowed and should generate the correct output.

An example of the desired behavior for the state machine is:

w: 010111100110011111
p: 00000010010010011

The inputs to the module are w, clock, and reset. There is one output, p.

ECE 351 Verilog and FPGA Design



Next Time

- □ Topics:
  - Functions and tasks
  - Review midterm exam solutions
- ☐ You should:
  - Review Sutherland Ch 6 (Functions and Tasks)
  - Read Sutherland Ch 9
- ☐ Homework, projects and quizzes
  - Homework #3 will be released Thu, 13-May. Due to D2L by 10:00 PM on Mon, 24-May

ECE 351 Verilog and FPGA Design

