

ECE 351Verilog and FPGA Design

Lecture 2_2: Simulating w/ QuestaSim Exercise 1 – Putting it all together

Roy Kravitz Electrical and Computer Engineering Department Maseeh College of Engineering and Computer Science





One traversal of the while loop is a *simulation cycle*.


Pseudo Code: Event-driven simulation

put all initial and always blocks in the event list
while something in time-ordered event list {
 advance simulation time to first event's time
 retrieve all events e for this time
 update state from all update-event values

```
For each event e in arbitrary order {
    If it's an update event {
        follow fanout, evaluate gates there
        If an output changes
            schedule update event for it
    }
    else // it's an evaluation event
        evaluate the model
}
```

ECE 351 Verilog and FPGA Design






Logic simulation w/ QuestaSim

Example: ..\examples\ripple carry counter.pdf

QuestaSim Tutorial: ...\docs\Questa® SIM Tutorial.pdf

Using QuestaSim at PSU: ..\docs\UsingMentorQuestaAtPSU R2 0.pdf



Some definitions

6

- Module the basic building block in Verilog
 - Can be an element or a collection of lower-level design blocks
 - Can provide abstraction...hides the details of the implementation (i.e. possible to modify block internals without affecting the rest of the design)
- Instance Module is a template, instance is the actual object
- Simulation The act of applying inputs to and monitoring the outputs from a Verilog model
- ☐ There are two distinct components of a simulation
 - Design Block the implementation of the desired functionality
 - Stimulus Block (Test Bench or Testbench) The inputs applied to the design block

ECE 351 Verilog and FPGA Design



Display tasks

7

- Verilog supports system tasks for performing I/O, generating random numbers, initializing memory, etc.
 - Modeled after C library calls, but typically less flexible
 - All system tasks have the form \$<keyword>
- Display tasks:
 - \$display() prints information on stdout w/ new line char
 - \$write() prints information on stdout w/o new line char
 - \$strobe() like \$display() except prints at end of time step (e.g. all events have been processed)
 - \$monitor() continually monitors all of the arguments and prints whenever any of the signals being monitored changes




\$display()

8

- \$display() displays values of variables or strings or expressions
 - usage: \$display(format_desc, p1, p2, p3,...,pn);
 - Format description is similar to C (%d, %b, etc. work)
 - Ex: \$display("ID of the port is %b", port_id);
- You must explicitly tell Verilog to \$display something...in other words, the \$display() must be in a block of executable code
- Common problem: \$display() is invoked in a situation where (simulation) time does not advance
 - Ex:

```
for (i = 0, i< 100, i = i+1)
    $display($time, x, y, z);</pre>
```

Simple fix: #5 \$display(...); // add some delay




\$monitor()

9

- \$monitor() displays values of variables or strings or expressions whenever their value(s) change
 - usage: \$monitor(p1, p2, p3,...,pn);
 - All the variables in the list are displayed whenever one or more of them change
 - Ex:

```
$monitor($time, "clock = %b, reset = %b", clock, reset);
```


\$monitoron, \$monitoroff enable and disable monitoring



Delays

- SystemVerilog simulators model the behavior of a digital system over time and support delays (specified in time units)
 - assign #2 sum = a ^ b // #2 refers to time units
 - Behavior: sum is assigned to a ^ b two time units after the current time whenever either a or b or both change
- You can associate time units to "physical" time using the timeunit and timeprecison statements
 - ex: timeunit 1ns; timeprecision 100ps (Or timeunit 1ns/100ps)
 - ☐ 1 time unit = 1ns, precision is 100ps (e.g., all delays rounded to 0.1ns)
 - Normally put into each module but only useful for simulation...synthesis ignores delays in the code because delays are technology-specific
 - No default defined in the spec...up to the vendor
- There are several ways to assign delays and they are dependent on context...more on this later






Testbenches 12


□ The functionality of a design can be tested by applying stimulus and checking for a correct result

- The stimulus block is commonly called a Test Bench
- Test benches can be written in Verilog using the full feature set of the language
- You can build one or more test benches, each focusing on a specific piece of functionality
- Obvious...but worth saying The correctness of the design depends heavily on the effectiveness of the test cases

Two approaches:



Example: 4-bit Ripple Carry Counter



	T_FF	q
clock	d q D_FF]
	reset	

13

q_n	q _{n+1}
1	0
0	0
0	1
1	0
	1 0


Specification:

Increments count (*q[0:3]*) by 1 on every negative edge of *clock*; count is set 4'b0000 when *reset* is asserted

Portland State

ECE 351 Verilog and FPGA Design

Source: Palnitkar, Verilog HDL, 2nd Edition



Design block – D flip-flop

```
// D flip-flop with asynchronous reset - RTL model
  module DFF(
     output logic q,
     input logic d, clk, reset
  );
  always_ff @(negedge clk or posedge reset) begin
     if (reset)
       q <= 1'b0;
     else
       q \ll d;
  end
  endmodule : DFF
              Ripple Carry
  T_FF
(tff0)
                      T_FF
(tff2)
            T_FF
(tff1)
                                         Leaf Cell
                                                                     Portland State
ECE 351 Verilog and FPGA Design
```

Design Block – TFF Sub-block

```
// Toggle Flip-flop
module TFF (
    output logic q,
    input logic clk, reset
);

logic d;

// instantiate a D flip-flop
DFF dff0(.q, .d, .clk, .reset);

// create the toggle flip-flop by driving input with inverted output
not n1(d, q); // not is a Verilog provided primitive.

endmodule: TFF

Repose Carry

D.FF lower D.FF lowe
```

Design block – top-level


```
// Top level module for 4-bit Ripple Carry Counter
module ripple_carry_counter (
  output [3:0] count,
  input clk, reset
);
// internal signals
logic q0, q1, q2, q3;
//instantiate 4 toggle flip-flops
TFF tff0(q0,clk, reset);
TFF tff1(q1,q0, reset);
TFF tff2(q2,q1, reset);
TFF tff3(q3,q2, reset);
assign count = {q3, q2, q1, q0};
                                                         Counter
endmodule : ripple_carry_counter
              Ripple Carry
Counter
                                                                     T_FF
                                                                     tff1
                                                                             tff2
   T_FF
(tff0)
                                T_FF
(tff3)
                                                                     Portland State
ECE 351 Verilog and FPGA Design
                           Source: Palnitkar, Verilog HDL, 2<sup>nd</sup> Edition
```

Ex: Stimulus block for Ripple Carry Counter

```
// Stimulus module to test the ripple carry counter
// Toggle reset and watch it count
// NOTE: There are no external ports - typical for test benches
module stimulus;
  logic clk;
  logic reset;
  logic[3:0] q;
  // instantiate the design under test (DUT)
  ripple_carry_counter DUT(.*);
  // Create the clk signal that drives the design block.
  initial begin
    clk = 1'b0;
  end // initial block
  always begin
    \#5 \text{ clk} = \text{~clk};
  end // always block
```

ECE 351 Verilog and FPGA Design


Source: Palnitkar, Verilog HDL, 2nd Edition




Ex: Stimulus Block for Ripple Carry Counter

```
// Monitor the outputs
  initial begin
    $monitor($time, " Output q = %d", q);
  end
  // Control the reset signal that drives the design block
  initial begin : test_vectors
    #0 reset = 1'b1;
    #15
          reset = 1'b0;
    #180reset = 1'b1;
    #10
          reset = 1'b0;
    #20
          $stop;
  end : test_vectors
endmodule : stimulus
```








Using the QuestaSim GUI (cont'd)

22

Load the simulation model

Select Library tab, open work directory, select top
module, right click and select Simulate




ECE 351 Verilog and FPGA Design

Portland State


Using the QuestaSim GUI (cont'd)


23

Run the simulation



ECE 351 Verilog and FPGA Design






Exercise 1 - Putting it all together (implementing an 8-bit ripple-carry adder)

Steps:

- Create a gate-level module for a single-bit full adder
- Create a 4-bit ripple carry adder by instantiating and connecting 4 single-bit full adders
- Create an 8-bit ripple carry adder DUT by instantiating and connecting two instances of the 4-bit ripple carry adder
- Simulate your design with the testbench I provided
- Submit your source code and a transcript showing your simulation results to your Exercise 1 dropbox on D2L
 - Due to D2L by 5:00 PM on Friday

Single-bit full adder schematic

26



Write a SystemVerilog module (file: fa.sv) that implements this schematic using gate-level modeling

ECE 351 Verilog and FPGA Design




Single-bit full adder module starter code




4-bit Ripple Carry Adder

28



Write a SystemVerilog module (file: adder_4bits.sv) that implements this schematic by instantiating 4 instances of FA and connecting the inputs and outputs.


ECE 351 Verilog and FPGA Design



4-bit adder module starter code


```
// adder 4bits.sv - 4 bit adder
         //
         // Author: <name> (<email address>)
         module adder 4bits (
          input logic [3:0] A, B,
          input logic CO,
          output logic [3:0] S,
          output logic C4
         );
         // internal variables
         wire C1, C2, C3;
         // instantiate and connect four FA's
         // ADD YOUR CODE HERE
         endmodule: adder 4bits
                                          Portland State
ECE 351 Verilog and FPGA Design
```

Top level 8-bit ripple carry adder (the DUT)



Write a SystemVerilog module (file: dut.sv) that instantiates and connects to adder_4bits

ECE 351 Verilog and FPGA Design



30


Top level starter code

ECE 351 Verilog and FPGA Design




Simulate your design

32



Build a project in QuestaSim and simulate your design. Submit your SystemVerilog source code and a transcript of your successful simulation to D2L by Noon on Friday

ECE 351 Verilog and FPGA Design



Next Time

33

- □ Topics:
 - Exercise 1 solution
 - Packed and unpacked arrays
 - Parameters and constants
- You should:
 - Finish writing, simulate and submit your "in-class" exercise results to D2L (worth up to 20 pts)
 - ☐ Include the SystemVerilog code that you wrote and a transcript showing your simulation results.
 - □ Put all of the files and the transcript in a single .zip or rar file named <yourname>_exercise1 (ex: rkravitz_exercise1.zip)
 - □ Deadline is 5:00 PM on Friday 09-April
- Homework, projects and quizzes
 - Homework #1 will be assigned Tue, 13-Apr

ECE 351 Verilog and FPGA Design

